michaelh/zephyr
1
0
Fork 0
Code Releases Activity

mgmt: ec_host_cmd: stm32_spi: handle underrun for stm32h7 chips

Browse source 
STM32H7 chips have additional configuration regarding underrun event.
Configure the underrun behaviour correctly to use the underrun pattern
and clear the underrun bit before sending new data.

Signed-off-by: Dawid Niedzwiecki <dawidn@google.com>
This commit is contained in:
Dawid Niedzwiecki 2024-11-22 13:58:23 +01:00 • committed by Benjamin Cabé
commit 6294c389ca
1 changed files with 11 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

11
subsys/mgmt/ec_host_cmd/backends/ec_host_cmd_backend_spi_stm32.c
View file

@ -257,6 +257,9 @@ static inline void tx_status(SPI_TypeDef *spi, uint8_t status)
* families than need to bypass the DMA threshold.
*/
LL_SPI_TransmitData8(spi, status);
#ifdef EC_HOST_CMD_ST_STM32H7
LL_SPI_SetUDRPattern(spi, status);
#endif /* EC_HOST_CMD_ST_STM32H7 */
}
static int expected_size(const struct ec_host_cmd_request_header *header)
@ -395,6 +398,11 @@ static int spi_configure(const struct ec_host_cmd_spi_ctx *hc_spi)
LL_SPI_SetNSSMode(spi, LL_SPI_NSS_HARD_INPUT);
LL_SPI_SetMode(spi, LL_SPI_MODE_SLAVE);
#ifdef EC_HOST_CMD_ST_STM32H7
LL_SPI_SetUDRConfiguration(spi, LL_SPI_UDR_CONFIG_REGISTER_PATTERN);
LL_SPI_SetUDRDetection(spi, LL_SPI_UDR_DETECT_END_DATA_FRAME);
#endif /* EC_HOST_CMD_ST_STM32H7 */
#ifdef EC_HOST_CMD_ST_STM32_FIFO
#ifdef EC_HOST_CMD_ST_STM32H7
LL_SPI_SetFIFOThreshold(spi, LL_SPI_FIFO_TH_01DATA);
@ -424,6 +432,9 @@ static int reload_dma_tx(struct ec_host_cmd_spi_ctx *hc_spi, size_t len)
if (ret != 0) {
return ret;
}
#ifdef EC_HOST_CMD_ST_STM32H7
LL_SPI_ClearFlag_UDR(spi);
#endif
return 0;
}