SOC: Boards: NXP: Enable ethernet for mimxrt1060_evk
This enables ethernet functionality on the mimxrt1062 SOC and mimxrt1060_evk board. Signed-off-by: Neill Kapron <nkapron@gmail.com>
This commit is contained in:
parent
b918e25921
commit
6225592e27
6 changed files with 119 additions and 1 deletions
|
@ -46,6 +46,16 @@ config UART_MCUX_LPUART_3
|
|||
|
||||
endif # UART_MCUX_LPUART
|
||||
|
||||
if NETWORKING
|
||||
|
||||
config NET_L2_ETHERNET
|
||||
default y
|
||||
|
||||
config ETH_MCUX_0
|
||||
default y if NET_L2_ETHERNET
|
||||
|
||||
endif # NETWORKING
|
||||
|
||||
if LVGL
|
||||
|
||||
config LVGL_DISPLAY_DEV_NAME
|
||||
|
|
|
@ -103,6 +103,9 @@ features:
|
|||
| UART | on-chip | serial port-polling; |
|
||||
| | | serial port-interrupt |
|
||||
+-----------+------------+-------------------------------------+
|
||||
| ENET | on-chip | ethernet |
|
||||
+-----------+------------+-------------------------------------+
|
||||
|
||||
|
||||
The default configuration can be found in the defconfig file:
|
||||
``boards/arm/mimxrt1060_evk/mimxrt1060_evk_defconfig``
|
||||
|
@ -119,7 +122,9 @@ The MIMXRT1060 SoC has five pairs of pinmux/gpio controllers.
|
|||
+===============+=================+===========================+
|
||||
| GPIO_AD_B0_02 | LCD_RST | LCD Display |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_AD_B0_09 | GPIO | LED |
|
||||
| GPIO_AD_B0_09 | GPIO/ENET_RST | LED |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_AD_B0_10 | GPIO/ENET_INT | GPIO/Ethernet |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_AD_B0_12 | LPUART1_TX | UART Console |
|
||||
+---------------+-----------------+---------------------------+
|
||||
|
@ -175,8 +180,32 @@ The MIMXRT1060 SoC has five pairs of pinmux/gpio controllers.
|
|||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_B1_03 | LCD_DATA15 | LCD Display |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_B1_04 | ENET_RX_DATA00 | Ethernet |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_B1_05 | ENET_RX_DATA01 | Ethernet |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_B1_06 | ENET_RX_EN | Ethernet |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_B1_07 | ENET_TX_DATA00 | Ethernet |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_B1_08 | ENET_TX_DATA01 | Ethernet |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_B1_09 | ENET_TX_EN | Ethernet |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_B1_10 | ENET_REF_CLK | Ethernet |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_B1_11 | ENET_RX_ER | Ethernet |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_B1_15 | BACKLIGHT_CTL | LCD Display |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_EMC_40 | ENET_MDC | Ethernet |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_EMC_41 | ENET_MDIO | Ethernet |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_AD_B0_09 | ENET_RST | Ethernet |
|
||||
+---------------+-----------------+---------------------------+
|
||||
| GPIO_AD_B0_10 | ENET_INT | Ethernet |
|
||||
+---------------+-----------------+---------------------------+
|
||||
|
||||
System Clock
|
||||
============
|
||||
|
|
|
@ -21,6 +21,7 @@
|
|||
uart-1 = &uart1;
|
||||
led0 = &green_led;
|
||||
sw0 = &user_button;
|
||||
eth = ð
|
||||
};
|
||||
|
||||
chosen {
|
||||
|
@ -92,3 +93,10 @@ arduino_serial: &uart3 {};
|
|||
status = "okay";
|
||||
current-speed = <115200>;
|
||||
};
|
||||
|
||||
ð {
|
||||
status = "okay";
|
||||
ptp {
|
||||
status = "okay";
|
||||
};
|
||||
};
|
||||
|
|
|
@ -18,4 +18,5 @@ supported:
|
|||
- display
|
||||
- hwinfo
|
||||
- i2c
|
||||
- netif:eth
|
||||
- counter
|
||||
|
|
|
@ -7,6 +7,15 @@
|
|||
#include <init.h>
|
||||
#include <fsl_iomuxc.h>
|
||||
#include <fsl_gpio.h>
|
||||
#include <soc.h>
|
||||
|
||||
#ifdef CONFIG_ETH_MCUX_0
|
||||
static gpio_pin_config_t enet_gpio_config = {
|
||||
.direction = kGPIO_DigitalOutput,
|
||||
.outputLogic = 0,
|
||||
.interruptMode = kGPIO_NoIntmode
|
||||
};
|
||||
#endif
|
||||
|
||||
static int mimxrt1060_evk_init(struct device *dev)
|
||||
{
|
||||
|
@ -15,6 +24,7 @@ static int mimxrt1060_evk_init(struct device *dev)
|
|||
CLOCK_EnableClock(kCLOCK_Iomuxc);
|
||||
CLOCK_EnableClock(kCLOCK_IomuxcSnvs);
|
||||
|
||||
#ifndef CONFIG_ETH_MCUX_0
|
||||
/* LED */
|
||||
IOMUXC_SetPinMux(IOMUXC_GPIO_AD_B0_09_GPIO1_IO09, 0);
|
||||
|
||||
|
@ -25,6 +35,7 @@ static int mimxrt1060_evk_init(struct device *dev)
|
|||
|
||||
/* SW0 */
|
||||
IOMUXC_SetPinMux(IOMUXC_SNVS_WAKEUP_GPIO5_IO00, 0);
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_UART_MCUX_LPUART_1
|
||||
/* LPUART1 TX/RX */
|
||||
|
@ -78,6 +89,44 @@ static int mimxrt1060_evk_init(struct device *dev)
|
|||
IOMUXC_SW_PAD_CTL_PAD_DSE(6));
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_ETH_MCUX_0
|
||||
IOMUXC_SetPinMux(IOMUXC_GPIO_AD_B0_09_GPIO1_IO09, 0U);
|
||||
IOMUXC_SetPinMux(IOMUXC_GPIO_AD_B0_10_GPIO1_IO10, 0U);
|
||||
IOMUXC_SetPinMux(IOMUXC_GPIO_B1_04_ENET_RX_DATA00, 0);
|
||||
IOMUXC_SetPinMux(IOMUXC_GPIO_B1_05_ENET_RX_DATA01, 0);
|
||||
IOMUXC_SetPinMux(IOMUXC_GPIO_B1_06_ENET_RX_EN, 0);
|
||||
IOMUXC_SetPinMux(IOMUXC_GPIO_B1_07_ENET_TX_DATA00, 0);
|
||||
IOMUXC_SetPinMux(IOMUXC_GPIO_B1_08_ENET_TX_DATA01, 0);
|
||||
IOMUXC_SetPinMux(IOMUXC_GPIO_B1_09_ENET_TX_EN, 0);
|
||||
IOMUXC_SetPinMux(IOMUXC_GPIO_B1_10_ENET_REF_CLK, 1);
|
||||
IOMUXC_SetPinMux(IOMUXC_GPIO_B1_11_ENET_RX_ER, 0);
|
||||
IOMUXC_SetPinMux(IOMUXC_GPIO_EMC_40_ENET_MDC, 0);
|
||||
IOMUXC_SetPinMux(IOMUXC_GPIO_EMC_41_ENET_MDIO, 0);
|
||||
|
||||
IOMUXC_SetPinConfig(IOMUXC_GPIO_AD_B0_09_GPIO1_IO09, 0xB0A9u);
|
||||
IOMUXC_SetPinConfig(IOMUXC_GPIO_AD_B0_10_GPIO1_IO10, 0xB0A9u);
|
||||
IOMUXC_SetPinConfig(IOMUXC_GPIO_B1_04_ENET_RX_DATA00, 0xB0E9);
|
||||
IOMUXC_SetPinConfig(IOMUXC_GPIO_B1_05_ENET_RX_DATA01, 0xB0E9);
|
||||
IOMUXC_SetPinConfig(IOMUXC_GPIO_B1_06_ENET_RX_EN, 0xB0E9);
|
||||
IOMUXC_SetPinConfig(IOMUXC_GPIO_B1_07_ENET_TX_DATA00, 0xB0E9);
|
||||
IOMUXC_SetPinConfig(IOMUXC_GPIO_B1_08_ENET_TX_DATA01, 0xB0E9);
|
||||
IOMUXC_SetPinConfig(IOMUXC_GPIO_B1_09_ENET_TX_EN, 0xB0E9);
|
||||
IOMUXC_SetPinConfig(IOMUXC_GPIO_B1_10_ENET_REF_CLK, 0x31);
|
||||
IOMUXC_SetPinConfig(IOMUXC_GPIO_B1_11_ENET_RX_ER, 0xB0E9);
|
||||
IOMUXC_SetPinConfig(IOMUXC_GPIO_EMC_40_ENET_MDC, 0xB0E9);
|
||||
IOMUXC_SetPinConfig(IOMUXC_GPIO_EMC_41_ENET_MDIO, 0xB829);
|
||||
|
||||
IOMUXC_EnableMode(IOMUXC_GPR, kIOMUXC_GPR_ENET1TxClkOutputDir, true);
|
||||
|
||||
/* Initialize ENET_INT GPIO */
|
||||
GPIO_PinInit(GPIO1, 9, &enet_gpio_config);
|
||||
GPIO_PinInit(GPIO1, 10, &enet_gpio_config);
|
||||
|
||||
/* pull up the ENET_INT before RESET. */
|
||||
GPIO_WritePinOutput(GPIO1, 10, 1);
|
||||
GPIO_WritePinOutput(GPIO1, 9, 0);
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_DISPLAY_MCUX_ELCDIF
|
||||
IOMUXC_SetPinMux(IOMUXC_GPIO_B0_00_LCD_CLK, 0);
|
||||
IOMUXC_SetPinMux(IOMUXC_GPIO_B0_01_LCD_ENABLE, 0);
|
||||
|
@ -140,4 +189,18 @@ static int mimxrt1060_evk_init(struct device *dev)
|
|||
return 0;
|
||||
}
|
||||
|
||||
#ifdef CONFIG_ETH_MCUX_0
|
||||
static int mimxrt1060_evk_phy_reset(struct device *dev)
|
||||
{
|
||||
/* RESET PHY chip. */
|
||||
k_busy_wait(USEC_PER_MSEC * 10U);
|
||||
GPIO_WritePinOutput(GPIO1, 9, 1);
|
||||
|
||||
return 0;
|
||||
}
|
||||
#endif
|
||||
|
||||
SYS_INIT(mimxrt1060_evk_init, PRE_KERNEL_1, 0);
|
||||
#ifdef CONFIG_ETH_MCUX_0
|
||||
SYS_INIT(mimxrt1060_evk_phy_reset, PRE_KERNEL_2, 0);
|
||||
#endif
|
||||
|
|
|
@ -26,4 +26,11 @@ config IPG_DIV
|
|||
config GPIO
|
||||
default y
|
||||
|
||||
if NET_L2_ETHERNET
|
||||
|
||||
config INIT_ENET_PLL
|
||||
def_bool y
|
||||
|
||||
endif # NET_L2_ETHERNET
|
||||
|
||||
endif # SOC_MIMXRT1062
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue