michaelh/zephyr
1
0
Fork 0
Code Releases Activity

boards: nordic: nrf54l05: Change to use common dts partitioning file

Browse source 
Adds a common vendor dts file specifying the default partition
layout for nRF54L05-based cpuapp board targets and updates boards
to use this common file. This also drops the secure/non-secure split
in the partitioning as this was reducing NVM storage that is not
used by this board target and fixes the wrong flash field in
twister yaml files

Signed-off-by: Jamie McCrae <jamie.mccrae@nordicsemi.no>
This commit is contained in:
Jamie McCrae 2025-06-17 07:57:29 +01:00 • committed by Henrik Brix Andersen
commit 5bc71e6e9b
3 changed files with 41 additions and 43 deletions
Download patch file Download diff file Expand all files Collapse all files

44
boards/nordic/nrf54l15dk/nrf54l15dk_nrf54l05_cpuapp.dts
View file

@ -25,45 +25,5 @@
ranges = <0x0 0x20000000 DT_SIZE_K(96)>;
};
&cpuapp_rram {
reg = <0x0 DT_SIZE_K(500)>;
};
/* These partition sizes assume no FLPR area in RRAM */
&cpuapp_rram {
partitions {
compatible = "fixed-partitions";
#address-cells = <1>;
#size-cells = <1>;
boot_partition: partition@0 {
label = "mcuboot";
reg = <0x0 DT_SIZE_K(64)>;
};
slot0_partition: partition@10000 {
label = "image-0";
reg = <0x10000 DT_SIZE_K(100)>;
};
slot0_ns_partition: partition@29000 {
label = "image-0-nonsecure";
reg = <0x29000 DT_SIZE_K(100)>;
};
slot1_partition: partition@42000 {
label = "image-1";
reg = <0x42000 DT_SIZE_K(100)>;
};
slot1_ns_partition: partition@5b000 {
label = "image-1-nonsecure";
reg = <0x5b000 DT_SIZE_K(100)>;
};
storage_partition: partition@74000 {
label = "storage";
reg = <0x74000 DT_SIZE_K(36)>;
};
};
};
/* Include default memory partition configuration file */
#include <nordic/nrf54l05_partition.dtsi>

2
boards/nordic/nrf54l15dk/nrf54l15dk_nrf54l05_cpuapp.yaml
View file

@ -10,7 +10,7 @@ toolchain:
- zephyr
sysbuild: true
ram: 96
flash: 100
flash: 500
supported:
- adc
- counter

38
dts/vendor/nordic/nrf54l05_partition.dtsi vendored Normal file
View file

@ -0,0 +1,38 @@
/*
* Copyright (c) 2025 Nordic Semiconductor ASA
*
* SPDX-License-Identifier: Apache-2.0
*/
&cpuapp_rram {
reg = <0x0 DT_SIZE_K(500)>;
};
/* These partition sizes assume no FLPR area in RRAM */
&cpuapp_rram {
partitions {
compatible = "fixed-partitions";
#address-cells = <1>;
#size-cells = <1>;
boot_partition: partition@0 {
label = "mcuboot";
reg = <0x0 DT_SIZE_K(64)>;
};
slot0_partition: partition@10000 {
label = "image-0";
reg = <0x10000 DT_SIZE_K(200)>;
};
slot1_partition: partition@42000 {
label = "image-1";
reg = <0x42000 DT_SIZE_K(200)>;
};
storage_partition: partition@74000 {
label = "storage";
reg = <0x74000 DT_SIZE_K(36)>;
};
};
};