soc: nordic: common: vpr: Remove tp register
The tp register has been remove from the common RISC-V stack frame so remove it from the VPR specific variant declared via SOC_ISR_STACKING_ESF_DECLARE. This saves 4 bytes and allows removing a lot of padding to get the 16B aligned size. Signed-off-by: Karsten Koenig <karsten.koenig@nordicsemi.no>
This commit is contained in:
parent
92271d173f
commit
5af7bf8ff0
2 changed files with 2 additions and 9 deletions
|
@ -8,14 +8,9 @@
|
||||||
|
|
||||||
#define SOC_ESF_MEMBERS \
|
#define SOC_ESF_MEMBERS \
|
||||||
unsigned long minttresh; \
|
unsigned long minttresh; \
|
||||||
unsigned long sp_align; \
|
unsigned long sp_align;
|
||||||
unsigned long padding0; \
|
|
||||||
unsigned long padding1; \
|
|
||||||
unsigned long padding2
|
|
||||||
|
|
||||||
#define SOC_ESF_INIT \
|
#define SOC_ESF_INIT \
|
||||||
0, \
|
|
||||||
0, \
|
|
||||||
0, \
|
0, \
|
||||||
0
|
0
|
||||||
|
|
||||||
|
|
|
@ -20,7 +20,6 @@
|
||||||
struct arch_esf { \
|
struct arch_esf { \
|
||||||
unsigned long s0; \
|
unsigned long s0; \
|
||||||
unsigned long mstatus; \
|
unsigned long mstatus; \
|
||||||
unsigned long tp; \
|
|
||||||
struct soc_esf soc_context; \
|
struct soc_esf soc_context; \
|
||||||
\
|
\
|
||||||
unsigned long t2; \
|
unsigned long t2; \
|
||||||
|
@ -43,7 +42,6 @@
|
||||||
struct arch_esf { \
|
struct arch_esf { \
|
||||||
unsigned long s0; \
|
unsigned long s0; \
|
||||||
unsigned long mstatus; \
|
unsigned long mstatus; \
|
||||||
unsigned long tp; \
|
|
||||||
struct soc_esf soc_context; \
|
struct soc_esf soc_context; \
|
||||||
\
|
\
|
||||||
unsigned long ra; \
|
unsigned long ra; \
|
||||||
|
@ -79,7 +77,7 @@
|
||||||
* Size of the SW managed part of the ESF in case of interrupt
|
* Size of the SW managed part of the ESF in case of interrupt
|
||||||
* sizeof(__padding) + ... + sizeof(soc_context)
|
* sizeof(__padding) + ... + sizeof(soc_context)
|
||||||
*/
|
*/
|
||||||
#define ESF_SW_IRQ_SIZEOF (0x20)
|
#define ESF_SW_IRQ_SIZEOF (0x10)
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* VPR needs aligned(8) SP when doing HW stacking, if this condition is not fulfilled it will move
|
* VPR needs aligned(8) SP when doing HW stacking, if this condition is not fulfilled it will move
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue