michaelh/zephyr
1
0
Fork 0
Code Releases Activity

soc: nxp: imxrt: imxrt7xx: update rt7xx soc files

Browse source 
Add functions to configure MIPI_DSI power and clock when
MIPI_DSI is enabled.

Signed-off-by: Kate Wang <yumeng.wang@nxp.com>
This commit is contained in:
Kate Wang 2025-04-10 16:59:26 +08:00 • committed by Benjamin Cabé
commit 587042d0df
2 changed files with 81 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

74
soc/nxp/imxrt/imxrt7xx/cm33/soc.c
View file

@ -1,5 +1,5 @@
/*
* Copyright 2024 NXP
* Copyright 2024,2025 NXP
*
* SPDX-License-Identifier: Apache-2.0
*/
@ -17,6 +17,8 @@
#include <zephyr/linker/sections.h>
#include <zephyr/cache.h>
#include <soc.h>
#include "fsl_power.h"
#include "fsl_clock.h"
void soc_early_init_hook(void)
{
@ -35,3 +37,73 @@ void soc_reset_hook(void)
}
#endif /* CONFIG_SOC_RESET_HOOK */
#ifdef CONFIG_MIPI_DSI
/* Weak so board can override this function */
void __weak imxrt_pre_init_display_interface(void)
{
/* Assert MIPI control reset. */
RESET_SetPeripheralReset(kMIPI_DSI_CTRL_RST_SHIFT_RSTn);
/* Disable MIPI DSI power down. */
POWER_DisablePD(kPDRUNCFG_APD_MIPIDSI);
POWER_DisablePD(kPDRUNCFG_PPD_MIPIDSI);
POWER_DisablePD(kPDRUNCFG_PD_VDD2_MIPI);
/* Apply power down configuration. */
POWER_ApplyPD();
/* Configure MIPY ESC clock. */
/* Use PLL PFD1 as clock source, 396m. */
CLOCK_AttachClk(kMAIN_PLL_PFD1_to_MIPI_DPHYESC_CLK);
/* RxClkEsc min 60MHz, TxClkEsc 12 to 20MHz. */
/* RxClkEsc = 396MHz / 6 = 66MHz. */
CLOCK_SetClkDiv(kCLOCK_DivDphyEscRxClk, 6);
/* TxClkEsc = 396MHz / 6 / 4 = 16.5MHz. */
CLOCK_SetClkDiv(kCLOCK_DivDphyEscTxClk, 4);
#ifdef CONFIG_MIPI_DBI
/* When using LCDIF, with 279.53MHz DBI source clock and 16bpp format, a 14 wr
* period requires a 279.53MHz / 14 * 16 = 319.46Mhz DPHY clk source. Considering
* the DCS packaging cost, the MIPI DPHY speed shall be ***SLIGHTLY*** larger
* than the DBI interface speed. DPHY uses AUDIO_PLL_PFD2 which is 532.48MHz as
* source, the frequency is 532.48 * 18 / 30 = 319.49MHz, which meets the
* requirement.
*/
uint32_t mipiDsiDphyBitClkFreq_Hz =
DT_PROP(DT_NODELABEL(lcdif), clock_frequency) /
DT_PROP_OR(DT_NODELABEL(lcdif), divider, 1) /
DT_PROP(DT_NODELABEL(lcdif), wr_period) * 16U;
#else
/* The DPHY bit clock must be fast enough to send out the pixels, it should be
* larger than:
* (Pixel clock * bit per output pixel) / number of MIPI data lane
* DPHY uses AUDIO pll pfd2 as aource, and its max allowed clock frequency is
* 532.48 x 18 / 16 = 599.04MHz. The MIPI panel supports up to 850MHz bit clock.
*/
uint32_t mipiDsiDphyBitClkFreq_Hz = DT_PROP(DT_NODELABEL(mipi_dsi), phy_clock);
#endif
uint8_t clockDiv = (uint8_t)((uint64_t)CLOCK_GetAudioPllFreq() * 18U /
(uint64_t)mipiDsiDphyBitClkFreq_Hz);
CLOCK_InitAudioPfd(kCLOCK_Pfd2, clockDiv);
CLOCK_AttachClk(kAUDIO_PLL_PFD2_to_MIPI_DSI_HOST_PHY);
CLOCK_SetClkDiv(kCLOCK_DivDphyClk, 1);
}
void __weak imxrt_post_init_display_interface(void)
{
/* Clear MIPI control reset. */
RESET_ClearPeripheralReset(kMIPI_DSI_CTRL_RST_SHIFT_RSTn);
}
void __weak imxrt_deinit_display_interface(void)
{
/* Assert MIPI DSI reset */
RESET_SetPeripheralReset(kMIPI_DSI_CTRL_RST_SHIFT_RSTn);
/* Remove clock from DPHY */
CLOCK_AttachClk(kNONE_to_MIPI_DSI_HOST_PHY);
}
#endif

8
soc/nxp/imxrt/imxrt7xx/cm33/soc.h
View file

@ -33,6 +33,14 @@ extern "C" {
void xspi_clock_safe_config(void);
void xspi_setup_clock(XSPI_Type *base, uint32_t src, uint32_t divider);
#ifdef CONFIG_MIPI_DSI
void imxrt_pre_init_display_interface(void);
void imxrt_post_init_display_interface(void);
void imxrt_deinit_display_interface(void);
#endif
#ifdef __cplusplus
}
#endif