interrupt_controller: gic: Add support for the GIC400
The GIC400 is a common interrupt controller that can be used with the Cortex A and R series processors. This patch adds basic interrupt handling for the GIC, but does not handle multiple routing or priorities. Signed-off-by: Bradley Bolen <bbolen@lexmark.com>
This commit is contained in:
parent
b34b00d6ec
commit
571d3b54db
5 changed files with 306 additions and 0 deletions
23
include/dt-bindings/interrupt-controller/arm-gic.h
Normal file
23
include/dt-bindings/interrupt-controller/arm-gic.h
Normal file
|
@ -0,0 +1,23 @@
|
|||
/*
|
||||
* Copyright (c) 2018 Lexmark International, Inc.
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*/
|
||||
#ifndef __DT_BINDING_ARM_GIC_H
|
||||
#define __DT_BINDING_ARM_GIC_H
|
||||
|
||||
/* CPU Interrupt numbers */
|
||||
#define GIC_INT_VIRT_MAINT 25
|
||||
#define GIC_INT_HYP_TIMER 26
|
||||
#define GIC_INT_VIRT_TIMER 27
|
||||
#define GIC_INT_LEGACY_FIQ 28
|
||||
#define GIC_INT_PHYS_TIMER 29
|
||||
#define GIC_INT_NS_PHYS_TIMER 30
|
||||
#define GIC_INT_LEGACY_IRQ 31
|
||||
|
||||
#define IRQ_TYPE_LEVEL 0x0
|
||||
#define IRQ_TYPE_EDGE 0x1
|
||||
|
||||
#define IRQ_DEFAULT_PRIORITY 0xa
|
||||
|
||||
#endif
|
Loading…
Add table
Add a link
Reference in a new issue