michaelh/zephyr
1
0
Fork 0
Code Releases Activity

dts: arm: nxp: lpc55s6x: add DMA channels at SOC level

Browse source 
Add DMA channels at SOC level for the LPC55S6x series SOCs, as the dma
requests are SOC specific properties and do not need to be modified at
the board level. Remove any DMA request definitions present at the board
level for the LPC55S69 evaluation board.

Signed-off-by: Daniel DeGrasse <daniel.degrasse@nxp.com>
This commit is contained in:
Daniel DeGrasse 2024-05-29 09:08:21 -05:00 • committed by David Leach
commit 4fbd5032a6
4 changed files with 21 additions and 13 deletions
Download patch file Download diff file Expand all files Collapse all files

4
boards/nxp/lpcxpresso55s69/lpcxpresso55s69.dtsi
View file

@ -1,5 +1,5 @@
/* /*
* Copyright (c) 2019, NXP * Copyright 2019,2024 NXP
* *
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
*/ */
@ -107,8 +107,6 @@
&flexcomm0 { &flexcomm0 {
compatible = "nxp,lpc-usart"; compatible = "nxp,lpc-usart";
current-speed = <115200>; current-speed = <115200>;
dmas = <&dma0 4>, <&dma0 5>;
dma-names = "rx", "tx";
}; };
&flash0 { &flash0 {

8
boards/nxp/lpcxpresso55s69/lpcxpresso55s69_lpc55s69_cpu0.dts
View file

@ -1,5 +1,5 @@
/* /*
* Copyright (c) 2019, NXP * Copyright 2019,2024 NXP
* *
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
*/ */
@ -125,8 +125,6 @@
&hs_lspi { &hs_lspi {
status = "okay"; status = "okay";
dmas = <&dma0 2>, <&dma0 3>;
dma-names = "rx", "tx";
cs-gpios = <&gpio1 1 GPIO_ACTIVE_LOW>; cs-gpios = <&gpio1 1 GPIO_ACTIVE_LOW>;
}; };
@ -179,8 +177,6 @@ i2s0: &flexcomm6 {
compatible = "nxp,lpc-i2s"; compatible = "nxp,lpc-i2s";
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
dmas = <&dma0 16>;
dma-names = "rx";
}; };
/* I2S transmit channel */ /* I2S transmit channel */
@ -189,8 +185,6 @@ i2s1: &flexcomm7 {
compatible = "nxp,lpc-i2s"; compatible = "nxp,lpc-i2s";
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
dmas = <&dma0 19>;
dma-names = "tx";
}; };
&sc_timer { &sc_timer {

4
boards/nxp/lpcxpresso55s69/lpcxpresso55s69_lpc55s69_cpu0_ns.dts
View file

@ -1,5 +1,5 @@
/* /*
* Copyright (c) 2019, NXP * Copyright 2019,2024 NXP
* *
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
*/ */
@ -85,8 +85,6 @@
&hs_lspi { &hs_lspi {
status = "okay"; status = "okay";
dmas = <&dma0 2>, <&dma0 3>;
dma-names = "rx", "tx";
}; };
&wwdt0 { &wwdt0 {

18
dts/arm/nxp/nxp_lpc55S6x_common.dtsi
View file

@ -229,6 +229,8 @@
interrupts = <14 0>; interrupts = <14 0>;
clocks = <&syscon MCUX_FLEXCOMM0_CLK>; clocks = <&syscon MCUX_FLEXCOMM0_CLK>;
resets = <&reset NXP_SYSCON_RESET(1, 11)>; resets = <&reset NXP_SYSCON_RESET(1, 11)>;
dmas = <&dma0 4>, <&dma0 5>;
dma-names = "rx", "tx";
status = "disabled"; status = "disabled";
}; };
@ -238,6 +240,8 @@
interrupts = <15 0>; interrupts = <15 0>;
clocks = <&syscon MCUX_FLEXCOMM1_CLK>; clocks = <&syscon MCUX_FLEXCOMM1_CLK>;
resets = <&reset NXP_SYSCON_RESET(1, 12)>; resets = <&reset NXP_SYSCON_RESET(1, 12)>;
dmas = <&dma0 6 &dma0 7>;
dma-names = "rx", "tx";
status = "disabled"; status = "disabled";
}; };
@ -247,6 +251,8 @@
interrupts = <16 0>; interrupts = <16 0>;
clocks = <&syscon MCUX_FLEXCOMM2_CLK>; clocks = <&syscon MCUX_FLEXCOMM2_CLK>;
resets = <&reset NXP_SYSCON_RESET(1, 13)>; resets = <&reset NXP_SYSCON_RESET(1, 13)>;
dmas = <&dma0 10 &dma0 11>;
dma-names = "rx", "tx";
status = "disabled"; status = "disabled";
}; };
@ -256,6 +262,8 @@
interrupts = <17 0>; interrupts = <17 0>;
clocks = <&syscon MCUX_FLEXCOMM3_CLK>; clocks = <&syscon MCUX_FLEXCOMM3_CLK>;
resets = <&reset NXP_SYSCON_RESET(1, 14)>; resets = <&reset NXP_SYSCON_RESET(1, 14)>;
dmas = <&dma0 8 &dma0 9>;
dma-names = "rx", "tx";
status = "disabled"; status = "disabled";
}; };
@ -265,6 +273,8 @@
interrupts = <18 0>; interrupts = <18 0>;
clocks = <&syscon MCUX_FLEXCOMM4_CLK>; clocks = <&syscon MCUX_FLEXCOMM4_CLK>;
resets = <&reset NXP_SYSCON_RESET(1, 15)>; resets = <&reset NXP_SYSCON_RESET(1, 15)>;
dmas = <&dma0 12 &dma0 13>;
dma-names = "rx", "tx";
status = "disabled"; status = "disabled";
}; };
@ -274,6 +284,8 @@
interrupts = <19 0>; interrupts = <19 0>;
clocks = <&syscon MCUX_FLEXCOMM5_CLK>; clocks = <&syscon MCUX_FLEXCOMM5_CLK>;
resets = <&reset NXP_SYSCON_RESET(1, 16)>; resets = <&reset NXP_SYSCON_RESET(1, 16)>;
dmas = <&dma0 14 &dma0 15>;
dma-names = "rx", "tx";
status = "disabled"; status = "disabled";
}; };
@ -283,6 +295,8 @@
interrupts = <20 0>; interrupts = <20 0>;
clocks = <&syscon MCUX_FLEXCOMM6_CLK>; clocks = <&syscon MCUX_FLEXCOMM6_CLK>;
resets = <&reset NXP_SYSCON_RESET(1, 17)>; resets = <&reset NXP_SYSCON_RESET(1, 17)>;
dmas = <&dma0 16 &dma0 17>;
dma-names = "rx", "tx";
status = "disabled"; status = "disabled";
}; };
@ -292,6 +306,8 @@
interrupts = <21 0>; interrupts = <21 0>;
clocks = <&syscon MCUX_FLEXCOMM7_CLK>; clocks = <&syscon MCUX_FLEXCOMM7_CLK>;
resets = <&reset NXP_SYSCON_RESET(1, 18)>; resets = <&reset NXP_SYSCON_RESET(1, 18)>;
dmas = <&dma0 18 &dma0 19>;
dma-names = "rx", "tx";
status = "disabled"; status = "disabled";
}; };
@ -315,6 +331,8 @@
interrupts = <59 0>; interrupts = <59 0>;
clocks = <&syscon MCUX_HS_SPI_CLK>; clocks = <&syscon MCUX_HS_SPI_CLK>;
resets = <&reset NXP_SYSCON_RESET(2, 28)>; resets = <&reset NXP_SYSCON_RESET(2, 28)>;
dmas = <&dma0 2 &dma0 3>;
dma-names = "rx", "tx";
status = "disabled"; status = "disabled";
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;