michaelh/zephyr
1
0
Fork 0
Code Releases Activity

Rename _NanoKernel to _nanokernel

Browse source 
Updating global variable's name to follow a consistent naming convention.

Change accomplished with the following script:

   #!/bin/bash
   echo "Searching for ${1} to replace with ${2}"
   find ./ \( -name "*.[chs]" -o -name "sysgen.py" -o -name "*.kconf" -o -name "*.arch" \) \
            ! -path "./host/src/genIdt/*" \
            ! -path "*/outdir/*" | xargs sed -i 's/\b'${1}'\b/'${2}'/g';

Change-Id: Icf5900c057f3412d3c7725c07176fe125c374958
Signed-off-by: Yonattan Louise <yonattan.a.louise.mendoza@intel.com>
This commit is contained in:
Yonattan Louise 2015-05-08 17:12:45 -05:00 • committed by Anas Nashif
commit 4d19693b33
29 changed files with 111 additions and 111 deletions
Download patch file Download diff file Expand all files Collapse all files

4
arch/arm/core/cpu_idle.s
View file

@ -92,7 +92,7 @@ SECTION_FUNC(TEXT, _CpuIdleInit)
*/
SECTION_FUNC(TEXT, _NanoIdleValGet)
ldr r0, =_NanoKernel
ldr r0, =_nanokernel
ldr r0, [r0, #__tNANO_idle_OFFSET]
bx lr
@ -110,7 +110,7 @@ SECTION_FUNC(TEXT, _NanoIdleValGet)
*/
SECTION_FUNC(TEXT, _NanoIdleValClear)
ldr r0, =_NanoKernel
ldr r0, =_nanokernel
eors.n r1, r1
str r1, [r0, #__tNANO_idle_OFFSET]
bx lr

4
arch/arm/core/exc_exit.s
View file

@ -49,7 +49,7 @@ _ASM_FILE_PROLOGUE
GTEXT(_ExcExit)
GTEXT(_IntExit)
GDATA(_NanoKernel)
GDATA(_nanokernel)
#if CONFIG_GDB_INFO
#define _EXIT_EXC_IF_FIBER_PREEMPTED beq _ExcExitWithGdbStub
@ -104,7 +104,7 @@ SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, _IntExit)
SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, _ExcExit)
ldr r1, =_NanoKernel
ldr r1, =_nanokernel
/* is the current thread preemptible (task) ? */
ldr r2, [r1, #__tNANO_flags_OFFSET]

4
arch/arm/core/gdb_stub.s
View file

@ -75,7 +75,7 @@ _ASM_FILE_PROLOGUE
SECTION_FUNC(TEXT, _GdbStubExcEntry)
ldr r1, =_NanoKernel
ldr r1, =_nanokernel
ldr r2, [r1, #__tNANO_flags_OFFSET]
/* already in an exception, do not update the registers */
@ -119,7 +119,7 @@ SECTION_FUNC(TEXT, _GdbStubExcExit)
it eq
bxeq lr
ldr r1, =_NanoKernel
ldr r1, =_nanokernel
ldr r2, [r1, #__tNANO_flags_OFFSET]
bic r2, #EXC_ACTIVE

2
arch/arm/core/isr_wrapper.s
View file

@ -85,7 +85,7 @@ SECTION_FUNC(TEXT, _isr_wrapper)
cpsid i /* PRIMASK = 1 */
/* is this a wakeup from idle ? */
ldr r2, =_NanoKernel
ldr r2, =_nanokernel
ldr r0, [r2, #__tNANO_idle_OFFSET] /* requested idle duration, in ticks */
cmp r0, #0
ittt ne

2
arch/arm/core/nano_fiber_abort.c
View file

@ -68,7 +68,7 @@ extern void _nano_fiber_swap(void);
void fiber_abort(void)
{
_context_exit(_NanoKernel.current);
_context_exit(_nanokernel.current);
if (_ScbIsInThreadMode()) {
_nano_fiber_swap();
} else {

6
arch/arm/core/nanocontext.c
View file

@ -42,7 +42,7 @@ architecture.
#include <nanok.h>
#include <nanocontextentry.h>
tNANO _NanoKernel = {0};
tNANO _nanokernel = {0};
#if defined(CONFIG_CONTEXT_MONITOR)
#define CONTEXT_MONITOR_INIT(pCcs) _context_monitor_init(pCcs)
@ -75,8 +75,8 @@ static ALWAYS_INLINE void _context_monitor_init(struct s_CCS *pCcs /* context */
*/
key = irq_lock();
pCcs->next_context = _NanoKernel.contexts;
_NanoKernel.contexts = pCcs;
pCcs->next_context = _nanokernel.contexts;
_nanokernel.contexts = pCcs;
irq_unlock(key);
}
#endif /* CONFIG_CONTEXT_MONITOR */

10
arch/arm/core/swap.s
View file

@ -49,7 +49,7 @@ GTEXT(_Swap)
GTEXT(__svc)
GTEXT(__pendsv)
GDATA(_NanoKernel)
GDATA(_nanokernel)
/*******************************************************************************
*
@ -64,9 +64,9 @@ GDATA(_NanoKernel)
* to swap *something*.
*
* The scheduling algorithm is simple: schedule the head of the runnable FIBER
* context list, which is represented by _NanoKernel.fiber. If there are no
* context list, which is represented by _nanokernel.fiber. If there are no
* runnable FIBER contexts, then schedule the TASK context represented by
* _NanoKernel.task. The _NanoKernel.task field will never be NULL.
* _nanokernel.task. The _nanokernel.task field will never be NULL.
*/
SECTION_FUNC(TEXT, __pendsv)
@ -74,7 +74,7 @@ SECTION_FUNC(TEXT, __pendsv)
_GDB_STUB_EXC_ENTRY
/* load _Nanokernel into r1 and current tCCS into r2 */
ldr r1, =_NanoKernel
ldr r1, =_nanokernel
ldr r2, [r1, #__tNANO_current_OFFSET]
/* addr of callee-saved regs in CCS in r0 */
@ -213,7 +213,7 @@ SECTION_FUNC(TEXT, __svc)
SECTION_FUNC(TEXT, _Swap)
ldr r1, =_NanoKernel
ldr r1, =_nanokernel
ldr r2, [r1, #__tNANO_current_OFFSET]
str r0, [r2, #__tCCS_basepri_OFFSET]