boards: nxp/mimxrt685_evk: add pinctrl for I3C block
This adds the pinctrl/pinmux device tree node for the I3C block on RT685 SoC. Note the the drive strengths and slew rates for SCL and SDA are recommended by the NXP application note AN12796: RT600 I3C Simple Master, which can downloaded from the NXP website. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
This commit is contained in:
parent
164a1aa95e
commit
4b26bd3349
3 changed files with 23 additions and 0 deletions
|
@ -205,4 +205,19 @@
|
|||
};
|
||||
};
|
||||
|
||||
pinmux_i3c: pinmux_i3c {
|
||||
group0 {
|
||||
pinmux = <I3C0_SCL_PIO2_29>,
|
||||
<I3C0_SDA_PIO2_30>;
|
||||
input-enable;
|
||||
slew-rate = "slow";
|
||||
drive-strength = "high";
|
||||
};
|
||||
|
||||
group1 {
|
||||
pinmux = <I3C0_PUR_PIO2_31>;
|
||||
slew-rate = "normal";
|
||||
drive-strength = "normal";
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
|
@ -444,3 +444,10 @@ zephyr_udc0: &usbhs {
|
|||
&ctimer4 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&i3c0 {
|
||||
pinctrl-0 = <&pinmux_i3c>;
|
||||
pinctrl-names = "default";
|
||||
|
||||
status = "okay";
|
||||
};
|
||||
|
|
|
@ -24,6 +24,7 @@ supported:
|
|||
- gpio
|
||||
- hwinfo
|
||||
- i2c
|
||||
- i3c
|
||||
- i2s
|
||||
- sdhc
|
||||
- spi
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue