michaelh/zephyr
1
0
Fork 0
Code Releases Activity

arch: riscv: add RISCV_HAS_(C|P)LIC from soc/riscv

Browse source 
Because these are general RISC-V options, not soc specific.

Signed-off-by: Gerard Marull-Paretas <gerard@teslabs.com>
This commit is contained in:
Gerard Marull-Paretas 2024-01-16 16:01:41 +01:00 • committed by Carles Cufí
commit 49e2bc69a2
2 changed files with 12 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

12
arch/riscv/Kconfig
View file

@ -160,6 +160,18 @@ config RISCV_SOC_OFFSETS
in offsets.h. The last one should not end in a semicolon.
See gen_offset.h for more details.
config RISCV_HAS_PLIC
bool
depends on RISCV_PRIVILEGED
help
Does the SOC provide support for a Platform Level Interrupt Controller (PLIC).
config RISCV_HAS_CLIC
bool
depends on RISCV_PRIVILEGED
help
Does the SOC provide support for a Core-Local Interrupt Controller (CLIC).
config RISCV_SOC_INTERRUPT_INIT
bool "SOC-based interrupt initialization"
help

12
soc/riscv/common/riscv-privileged/Kconfig
View file

@ -4,18 +4,6 @@
# Copyright (c) 2017 Jean-Paul Etienne <fractalclone@gmail.com>
# SPDX-License-Identifier: Apache-2.0
config RISCV_HAS_PLIC
bool
depends on RISCV_PRIVILEGED
help
Does the SOC provide support for a Platform Level Interrupt Controller (PLIC).
config RISCV_HAS_CLIC
bool
depends on RISCV_PRIVILEGED
help
Does the SOC provide support for a Core-Local Interrupt Controller (CLIC).
config RISCV_VECTORED_MODE
bool "Should the SOC use vectored mode"
depends on RISCV_PRIVILEGED