soc: sam0: Remove SERCOM defines from dts_fixup.h
Move SERCOM peripherals to use the raw defines generated from DTS parsing. This adds aliases to the DTS so that the SERCOM number can still be used for clocking and pinmux. Signed-off-by: Derek Hageman <hageman@inthat.cloud>
This commit is contained in:
parent
07d18e3f52
commit
4709816a69
12 changed files with 130 additions and 405 deletions
|
@ -10,53 +10,53 @@
|
|||
static int board_pinmux_init(struct device *dev)
|
||||
{
|
||||
struct device *muxa = device_get_binding(DT_ATMEL_SAM0_PINMUX_PINMUX_A_LABEL);
|
||||
#if DT_SPI_SAM0_SERCOM4_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_4_BASE_ADDRESS
|
||||
struct device *muxb = device_get_binding(DT_ATMEL_SAM0_PINMUX_PINMUX_B_LABEL);
|
||||
#endif
|
||||
ARG_UNUSED(dev);
|
||||
|
||||
#if DT_UART_SAM0_SERCOM0_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_0_BASE_ADDRESS
|
||||
/* SERCOM0 on RX=PA11/pad 3, TX=PA10/pad 2 */
|
||||
pinmux_pin_set(muxa, 11, PINMUX_FUNC_C);
|
||||
pinmux_pin_set(muxa, 10, PINMUX_FUNC_C);
|
||||
#endif
|
||||
|
||||
#if DT_UART_SAM0_SERCOM1_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_1_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM2_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_2_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM3_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_3_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM4_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_4_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM5_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_5_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM4_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_4_BASE_ADDRESS
|
||||
/* SPI SERCOM4 on MISO=PA12/pad 0, MOSI=PB10/pad 2, SCK=PB11/pad 3 */
|
||||
pinmux_pin_set(muxa, 12, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxb, 10, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxb, 11, PINMUX_FUNC_D);
|
||||
#endif
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM0_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_0_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM1_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_1_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM2_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_2_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM3_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_3_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM5_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_5_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
|
||||
|
|
|
@ -13,54 +13,54 @@ static int board_pinmux_init(struct device *dev)
|
|||
|
||||
ARG_UNUSED(dev);
|
||||
|
||||
#if DT_UART_SAM0_SERCOM0_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_0_BASE_ADDRESS
|
||||
/* SERCOM0 on RX=PA7/pad 3, TX=PA6/pad 2 */
|
||||
pinmux_pin_set(muxa, 7, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxa, 6, PINMUX_FUNC_D);
|
||||
#endif
|
||||
|
||||
#if DT_UART_SAM0_SERCOM2_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_2_BASE_ADDRESS
|
||||
/* SERCOM2 on RX=PA9/pad 1, TX=PA8/pad 0 */
|
||||
pinmux_pin_set(muxa, 9, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxa, 8, PINMUX_FUNC_D);
|
||||
#endif
|
||||
|
||||
#if DT_UART_SAM0_SERCOM1_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_1_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM3_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_3_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM4_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_4_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM5_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_5_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM0_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_0_BASE_ADDRESS
|
||||
/* SPI SERCOM0 on MISO=PA9/pad 1, MOSI=PA6/pad 2, SCK=PA7/pad 3 */
|
||||
pinmux_pin_set(muxa, 9, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxa, 6, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxa, 7, PINMUX_FUNC_D);
|
||||
#endif
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM1_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_1_BASE_ADDRESS
|
||||
/* SPI SERCOM1 on MOSI=PA0/pad 0, SCK=PA1/pad 1 */
|
||||
pinmux_pin_set(muxa, 0, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxa, 1, PINMUX_FUNC_D);
|
||||
#endif
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM2_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_2_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM3_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_3_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM4_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_4_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM5_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_5_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
|
||||
|
|
|
@ -14,51 +14,51 @@ static int board_pinmux_init(struct device *dev)
|
|||
|
||||
ARG_UNUSED(dev);
|
||||
|
||||
#if DT_UART_SAM0_SERCOM0_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_0_BASE_ADDRESS
|
||||
/* SERCOM0 on RX=PA11, TX=PA10 */
|
||||
pinmux_pin_set(muxa, 11, PINMUX_FUNC_C);
|
||||
pinmux_pin_set(muxa, 10, PINMUX_FUNC_C);
|
||||
#endif
|
||||
|
||||
#if DT_UART_SAM0_SERCOM5_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_5_BASE_ADDRESS
|
||||
/* SERCOM5 on RX=PB23, TX=PB22 */
|
||||
pinmux_pin_set(muxb, 23, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxb, 22, PINMUX_FUNC_D);
|
||||
#endif
|
||||
|
||||
#if DT_UART_SAM0_SERCOM1_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_1_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM2_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_2_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM3_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_3_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM4_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_4_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM4_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_4_BASE_ADDRESS
|
||||
/* SPI SERCOM4 on MISO=PA12/pad 0, MOSI=PB10/pad 2, SCK=PB11/pad 3 */
|
||||
pinmux_pin_set(muxa, 12, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxb, 10, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxb, 11, PINMUX_FUNC_D);
|
||||
#endif
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM0_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_0_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM1_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_1_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM2_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_2_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM3_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_3_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM5_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_5_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
|
||||
|
|
|
@ -14,47 +14,47 @@ static int board_pinmux_init(struct device *dev)
|
|||
|
||||
ARG_UNUSED(dev);
|
||||
|
||||
#if DT_UART_SAM0_SERCOM0_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_0_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM1_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_1_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM2_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_2_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM3_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_3_BASE_ADDRESS
|
||||
/* SERCOM3 on RX=PA25, TX=PA24 */
|
||||
pinmux_pin_set(muxa, 24, PINMUX_FUNC_C);
|
||||
pinmux_pin_set(muxa, 25, PINMUX_FUNC_C);
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM4_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_4_BASE_ADDRESS
|
||||
pinmux_pin_set(muxb, 8, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxb, 9, PINMUX_FUNC_D);
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM5_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_5_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM0_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_0_BASE_ADDRESS
|
||||
/* SPI SERCOM0 on MISO=PA04, MOSI=PA06, SCK=PA07 */
|
||||
pinmux_pin_set(muxa, 4, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxa, 6, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxa, 7, PINMUX_FUNC_D);
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM1_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_1_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM2_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_2_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM3_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_3_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM4_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_4_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM5_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_5_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
|
||||
|
|
|
@ -14,47 +14,47 @@ static int board_pinmux_init(struct device *dev)
|
|||
|
||||
ARG_UNUSED(dev);
|
||||
|
||||
#if DT_UART_SAM0_SERCOM0_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_0_BASE_ADDRESS
|
||||
/* SERCOM0 on RX=PA11, TX=PA10 */
|
||||
pinmux_pin_set(muxa, 11, PINMUX_FUNC_C);
|
||||
pinmux_pin_set(muxa, 10, PINMUX_FUNC_C);
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM1_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_1_BASE_ADDRESS
|
||||
/* SERCOM3 ON RX=PA19, TX=PA16 */
|
||||
pinmux_pin_set(muxa, 19, PINMUX_FUNC_C);
|
||||
pinmux_pin_set(muxa, 16, PINMUX_FUNC_C);
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM2_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_2_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM3_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_3_BASE_ADDRESS
|
||||
/* SERCOM3 ON RX=PA23, TX=PA22 */
|
||||
pinmux_pin_set(muxa, 23, PINMUX_FUNC_C);
|
||||
pinmux_pin_set(muxa, 22, PINMUX_FUNC_C);
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM4_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_4_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM5_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_5_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM0_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_0_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM1_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_1_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM2_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_2_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM3_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_3_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM4_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_4_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM5_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_5_BASE_ADDRESS
|
||||
/* SPI SERCOM5 on MISO=PB16/pad 0, MOSI=PB22/pad 2, SCK=PB23/pad 3 */
|
||||
pinmux_pin_set(muxb, 16, PINMUX_FUNC_C);
|
||||
pinmux_pin_set(muxb, 22, PINMUX_FUNC_D);
|
||||
|
|
|
@ -15,45 +15,45 @@ static int board_pinmux_init(struct device *dev)
|
|||
|
||||
ARG_UNUSED(dev);
|
||||
|
||||
#if DT_UART_SAM0_SERCOM0_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_0_BASE_ADDRESS
|
||||
/* SERCOM0 on RX=PA5, TX=PA4 */
|
||||
pinmux_pin_set(muxa, 4, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxa, 5, PINMUX_FUNC_D);
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM1_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_1_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM2_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_2_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM3_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_3_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM4_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_4_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_UART_SAM0_SERCOM5_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_5_BASE_ADDRESS
|
||||
/* SERCOM5 on RX=PA23, TX=PA22 */
|
||||
pinmux_pin_set(muxa, 22, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxa, 23, PINMUX_FUNC_D);
|
||||
#endif
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM0_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_0_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM1_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_1_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM2_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_2_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM3_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_3_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM4_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_4_BASE_ADDRESS
|
||||
#error Pin mapping is not configured
|
||||
#endif
|
||||
#if DT_SPI_SAM0_SERCOM5_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_5_BASE_ADDRESS
|
||||
pinmux_pin_set(muxb, 2, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxb, 22, PINMUX_FUNC_D);
|
||||
pinmux_pin_set(muxb, 23, PINMUX_FUNC_D);
|
||||
|
|
|
@ -275,11 +275,11 @@ static void uart_sam0_irq_config_##n(struct device *dev)
|
|||
#define UART_SAM0_IRQ_HANDLER(n) \
|
||||
static void uart_sam0_irq_config_##n(struct device *dev) \
|
||||
{ \
|
||||
IRQ_CONNECT(DT_UART_SAM0_SERCOM##n##_IRQ, \
|
||||
DT_UART_SAM0_SERCOM##n##_IRQ_PRIORITY, \
|
||||
IRQ_CONNECT(DT_ATMEL_SAM0_UART_SERCOM_##n##_IRQ, \
|
||||
DT_ATMEL_SAM0_UART_SERCOM_##n##_IRQ_PRIORITY, \
|
||||
uart_sam0_isr, DEVICE_GET(uart_sam0_##n), \
|
||||
0); \
|
||||
irq_enable(DT_UART_SAM0_SERCOM##n##_IRQ); \
|
||||
irq_enable(DT_ATMEL_SAM0_UART_SERCOM_##n##_IRQ); \
|
||||
}
|
||||
#else
|
||||
#define UART_SAM0_IRQ_HANDLER_DECL(n)
|
||||
|
@ -288,13 +288,13 @@ static void uart_sam0_irq_config_##n(struct device *dev) \
|
|||
#endif
|
||||
|
||||
#define UART_SAM0_SERCOM_PADS(n) \
|
||||
(DT_UART_SAM0_SERCOM##n##_RXPO << SERCOM_USART_CTRLA_RXPO_Pos) | \
|
||||
(DT_UART_SAM0_SERCOM##n##_TXPO << SERCOM_USART_CTRLA_TXPO_Pos)
|
||||
(DT_ATMEL_SAM0_UART_SERCOM_##n##_RXPO << SERCOM_USART_CTRLA_RXPO_Pos) |\
|
||||
(DT_ATMEL_SAM0_UART_SERCOM_##n##_TXPO << SERCOM_USART_CTRLA_TXPO_Pos)
|
||||
|
||||
#define UART_SAM0_CONFIG_DEFN(n) \
|
||||
static const struct uart_sam0_dev_cfg uart_sam0_config_##n = { \
|
||||
.regs = (SercomUsart *)DT_UART_SAM0_SERCOM##n##_BASE_ADDRESS, \
|
||||
.baudrate = DT_UART_SAM0_SERCOM##n##_CURRENT_SPEED, \
|
||||
.regs = (SercomUsart *)DT_ATMEL_SAM0_UART_SERCOM_##n##_BASE_ADDRESS, \
|
||||
.baudrate = DT_ATMEL_SAM0_UART_SERCOM_##n##_CURRENT_SPEED, \
|
||||
.pm_apbcmask = PM_APBCMASK_SERCOM##n, \
|
||||
.gclk_clkctrl_id = GCLK_CLKCTRL_ID_SERCOM##n##_CORE, \
|
||||
.pads = UART_SAM0_SERCOM_PADS(n), \
|
||||
|
@ -305,33 +305,33 @@ static const struct uart_sam0_dev_cfg uart_sam0_config_##n = { \
|
|||
static struct uart_sam0_dev_data uart_sam0_data_##n; \
|
||||
UART_SAM0_IRQ_HANDLER_DECL(n); \
|
||||
UART_SAM0_CONFIG_DEFN(n); \
|
||||
DEVICE_AND_API_INIT(uart_sam0_##n, DT_UART_SAM0_SERCOM##n##_LABEL, \
|
||||
DEVICE_AND_API_INIT(uart_sam0_##n, DT_ATMEL_SAM0_UART_SERCOM_##n##_LABEL, \
|
||||
uart_sam0_init, &uart_sam0_data_##n, \
|
||||
&uart_sam0_config_##n, PRE_KERNEL_1, \
|
||||
CONFIG_KERNEL_INIT_PRIORITY_DEVICE, \
|
||||
&uart_sam0_driver_api); \
|
||||
UART_SAM0_IRQ_HANDLER(n)
|
||||
|
||||
#if DT_UART_SAM0_SERCOM0_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_0_BASE_ADDRESS
|
||||
UART_SAM0_DEVICE_INIT(0)
|
||||
#endif
|
||||
|
||||
#if DT_UART_SAM0_SERCOM1_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_1_BASE_ADDRESS
|
||||
UART_SAM0_DEVICE_INIT(1)
|
||||
#endif
|
||||
|
||||
#if DT_UART_SAM0_SERCOM2_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_2_BASE_ADDRESS
|
||||
UART_SAM0_DEVICE_INIT(2)
|
||||
#endif
|
||||
|
||||
#if DT_UART_SAM0_SERCOM3_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_3_BASE_ADDRESS
|
||||
UART_SAM0_DEVICE_INIT(3)
|
||||
#endif
|
||||
|
||||
#if DT_UART_SAM0_SERCOM4_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_4_BASE_ADDRESS
|
||||
UART_SAM0_DEVICE_INIT(4)
|
||||
#endif
|
||||
|
||||
#if DT_UART_SAM0_SERCOM5_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_UART_SERCOM_5_BASE_ADDRESS
|
||||
UART_SAM0_DEVICE_INIT(5)
|
||||
#endif
|
||||
|
|
|
@ -704,83 +704,59 @@ static const struct spi_driver_api spi_sam0_driver_api = {
|
|||
};
|
||||
|
||||
#if CONFIG_SPI_ASYNC
|
||||
#if !(DT_SPI_SAM0_SERCOM0_TXDMA || \
|
||||
UTIL_NOT(DT_SPI_SAM0_SERCOM0_TXDMA))
|
||||
#undef DT_SPI_SAM0_SERCOM0_TXDMA
|
||||
#define DT_SPI_SAM0_SERCOM0_TXDMA 0xFF
|
||||
#ifndef DT_ATMEL_SAM0_SPI_SERCOM_0_TXDMA
|
||||
#define DT_ATMEL_SAM0_SPI_SERCOM_0_TXDMA 0xFF
|
||||
#endif
|
||||
#if !(DT_SPI_SAM0_SERCOM0_RXDMA || \
|
||||
UTIL_NOT(DT_SPI_SAM0_SERCOM0_RXDMA))
|
||||
#undef DT_SPI_SAM0_SERCOM0_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM0_RXDMA 0xFF
|
||||
#ifndef DT_ATMEL_SAM0_SPI_SERCOM_0_RXDMA
|
||||
#define DT_ATMEL_SAM0_SPI_SERCOM_0_RXDMA 0xFF
|
||||
#endif
|
||||
#if !(DT_SPI_SAM0_SERCOM1_TXDMA || \
|
||||
UTIL_NOT(DT_SPI_SAM0_SERCOM1_TXDMA))
|
||||
#undef DT_SPI_SAM0_SERCOM1_TXDMA
|
||||
#define DT_SPI_SAM0_SERCOM1_TXDMA 0xFF
|
||||
#ifndef DT_ATMEL_SAM0_SPI_SERCOM_1_TXDMA
|
||||
#define DT_ATMEL_SAM0_SPI_SERCOM_1_TXDMA 0xFF
|
||||
#endif
|
||||
#if !(DT_SPI_SAM0_SERCOM1_RXDMA || \
|
||||
UTIL_NOT(DT_SPI_SAM0_SERCOM1_RXDMA))
|
||||
#undef DT_SPI_SAM0_SERCOM1_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM1_RXDMA 0xFF
|
||||
#ifndef DT_ATMEL_SAM0_SPI_SERCOM_1_RXDMA
|
||||
#define DT_ATMEL_SAM0_SPI_SERCOM_1_RXDMA 0xFF
|
||||
#endif
|
||||
#if !(DT_SPI_SAM0_SERCOM2_TXDMA || \
|
||||
UTIL_NOT(DT_SPI_SAM0_SERCOM2_TXDMA))
|
||||
#undef DT_SPI_SAM0_SERCOM2_TXDMA
|
||||
#define DT_SPI_SAM0_SERCOM2_TXDMA 0xFF
|
||||
#ifndef DT_ATMEL_SAM0_SPI_SERCOM_2_TXDMA
|
||||
#define DT_ATMEL_SAM0_SPI_SERCOM_2_TXDMA 0xFF
|
||||
#endif
|
||||
#if !(DT_SPI_SAM0_SERCOM2_RXDMA || \
|
||||
UTIL_NOT(DT_SPI_SAM0_SERCOM2_RXDMA))
|
||||
#undef DT_SPI_SAM0_SERCOM2_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM2_RXDMA 0xFF
|
||||
#ifndef DT_ATMEL_SAM0_SPI_SERCOM_2_RXDMA
|
||||
#define DT_ATMEL_SAM0_SPI_SERCOM_2_RXDMA 0xFF
|
||||
#endif
|
||||
#if !(DT_SPI_SAM0_SERCOM3_TXDMA || \
|
||||
UTIL_NOT(DT_SPI_SAM0_SERCOM3_TXDMA))
|
||||
#undef DT_SPI_SAM0_SERCOM3_TXDMA
|
||||
#define DT_SPI_SAM0_SERCOM3_TXDMA 0xFF
|
||||
#ifndef DT_ATMEL_SAM0_SPI_SERCOM_3_TXDMA
|
||||
#define DT_ATMEL_SAM0_SPI_SERCOM_3_TXDMA 0xFF
|
||||
#endif
|
||||
#if !(DT_SPI_SAM0_SERCOM3_RXDMA || \
|
||||
UTIL_NOT(DT_SPI_SAM0_SERCOM3_RXDMA))
|
||||
#undef DT_SPI_SAM0_SERCOM3_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM3_RXDMA 0xFF
|
||||
#ifndef DT_ATMEL_SAM0_SPI_SERCOM_3_RXDMA
|
||||
#define DT_ATMEL_SAM0_SPI_SERCOM_3_RXDMA 0xFF
|
||||
#endif
|
||||
#if !(DT_SPI_SAM0_SERCOM4_TXDMA || \
|
||||
UTIL_NOT(DT_SPI_SAM0_SERCOM4_TXDMA))
|
||||
#undef DT_SPI_SAM0_SERCOM4_TXDMA
|
||||
#define DT_SPI_SAM0_SERCOM4_TXDMA 0xFF
|
||||
#ifndef DT_ATMEL_SAM0_SPI_SERCOM_4_TXDMA
|
||||
#define DT_ATMEL_SAM0_SPI_SERCOM_4_TXDMA 0xFF
|
||||
#endif
|
||||
#if !(DT_SPI_SAM0_SERCOM4_RXDMA || \
|
||||
UTIL_NOT(DT_SPI_SAM0_SERCOM4_RXDMA))
|
||||
#undef DT_SPI_SAM0_SERCOM4_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM4_RXDMA 0xFF
|
||||
#ifndef DT_ATMEL_SAM0_SPI_SERCOM_4_RXDMA
|
||||
#define DT_ATMEL_SAM0_SPI_SERCOM_4_RXDMA 0xFF
|
||||
#endif
|
||||
#if !(DT_SPI_SAM0_SERCOM5_TXDMA || \
|
||||
UTIL_NOT(DT_SPI_SAM0_SERCOM5_TXDMA))
|
||||
#undef DT_SPI_SAM0_SERCOM5_TXDMA
|
||||
#define DT_SPI_SAM0_SERCOM5_TXDMA 0xFF
|
||||
#ifndef DT_ATMEL_SAM0_SPI_SERCOM_5_TXDMA
|
||||
#define DT_ATMEL_SAM0_SPI_SERCOM_5_TXDMA 0xFF
|
||||
#endif
|
||||
#if !(DT_SPI_SAM0_SERCOM5_RXDMA || \
|
||||
UTIL_NOT(DT_SPI_SAM0_SERCOM5_RXDMA))
|
||||
#undef DT_SPI_SAM0_SERCOM5_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM5_RXDMA 0xFF
|
||||
#ifndef DT_ATMEL_SAM0_SPI_SERCOM_5_RXDMA
|
||||
#define DT_ATMEL_SAM0_SPI_SERCOM_5_RXDMA 0xFF
|
||||
#endif
|
||||
|
||||
#define SPI_SAM0_DMA_CHANNELS(n) \
|
||||
.tx_dma_request = SERCOM##n##_DMAC_ID_TX, \
|
||||
.tx_dma_channel = DT_SPI_SAM0_SERCOM##n##_TXDMA, \
|
||||
.tx_dma_channel = DT_ATMEL_SAM0_SPI_SERCOM_##n##_TXDMA, \
|
||||
.rx_dma_request = SERCOM##n##_DMAC_ID_RX, \
|
||||
.rx_dma_channel = DT_SPI_SAM0_SERCOM##n##_RXDMA
|
||||
.rx_dma_channel = DT_ATMEL_SAM0_SPI_SERCOM_##n##_RXDMA
|
||||
#else
|
||||
#define SPI_SAM0_DMA_CHANNELS(n)
|
||||
#endif
|
||||
|
||||
#define SPI_SAM0_SERCOM_PADS(n) \
|
||||
SERCOM_SPI_CTRLA_DIPO(DT_SPI_SAM0_SERCOM##n##_DIPO) | \
|
||||
SERCOM_SPI_CTRLA_DOPO(DT_SPI_SAM0_SERCOM##n##_DOPO)
|
||||
SERCOM_SPI_CTRLA_DIPO(DT_ATMEL_SAM0_SPI_SERCOM_##n##_DIPO) | \
|
||||
SERCOM_SPI_CTRLA_DOPO(DT_ATMEL_SAM0_SPI_SERCOM_##n##_DOPO)
|
||||
|
||||
#define SPI_SAM0_DEFINE_CONFIG(n) \
|
||||
static const struct spi_sam0_config spi_sam0_config_##n = { \
|
||||
.regs = (SercomSpi *)DT_SPI_SAM0_SERCOM##n##_BASE_ADDRESS, \
|
||||
.regs = (SercomSpi *)DT_ATMEL_SAM0_SPI_SERCOM_##n##_BASE_ADDRESS,\
|
||||
.pm_apbcmask = PM_APBCMASK_SERCOM##n, \
|
||||
.gclk_clkctrl_id = GCLK_CLKCTRL_ID_SERCOM##n##_CORE, \
|
||||
.pads = SPI_SAM0_SERCOM_PADS(n), \
|
||||
|
@ -794,31 +770,31 @@ static const struct spi_driver_api spi_sam0_driver_api = {
|
|||
SPI_CONTEXT_INIT_SYNC(spi_sam0_dev_data_##n, ctx), \
|
||||
}; \
|
||||
DEVICE_AND_API_INIT(spi_sam0_##n, \
|
||||
DT_SPI_SAM0_SERCOM##n##_LABEL, \
|
||||
DT_ATMEL_SAM0_SPI_SERCOM_##n##_LABEL, \
|
||||
&spi_sam0_init, &spi_sam0_dev_data_##n, \
|
||||
&spi_sam0_config_##n, POST_KERNEL, \
|
||||
CONFIG_SPI_INIT_PRIORITY, &spi_sam0_driver_api)
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM0_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_0_BASE_ADDRESS
|
||||
SPI_SAM0_DEVICE_INIT(0);
|
||||
#endif
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM1_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_1_BASE_ADDRESS
|
||||
SPI_SAM0_DEVICE_INIT(1);
|
||||
#endif
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM2_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_2_BASE_ADDRESS
|
||||
SPI_SAM0_DEVICE_INIT(2);
|
||||
#endif
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM3_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_3_BASE_ADDRESS
|
||||
SPI_SAM0_DEVICE_INIT(3);
|
||||
#endif
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM4_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_4_BASE_ADDRESS
|
||||
SPI_SAM0_DEVICE_INIT(4);
|
||||
#endif
|
||||
|
||||
#if DT_SPI_SAM0_SERCOM5_BASE_ADDRESS
|
||||
#if DT_ATMEL_SAM0_SPI_SERCOM_5_BASE_ADDRESS
|
||||
SPI_SAM0_DEVICE_INIT(5);
|
||||
#endif
|
||||
|
|
|
@ -38,6 +38,13 @@
|
|||
pinmux-b = &pinmux_b;
|
||||
port-a = &porta;
|
||||
port-b = &portb;
|
||||
|
||||
sercom-0 = &sercom0;
|
||||
sercom-1 = &sercom1;
|
||||
sercom-2 = &sercom2;
|
||||
sercom-3 = &sercom3;
|
||||
sercom-4 = &sercom4;
|
||||
sercom-5 = &sercom5;
|
||||
};
|
||||
|
||||
soc {
|
||||
|
|
|
@ -4,84 +4,6 @@
|
|||
|
||||
#define DT_FLASH_DEV_NAME DT_ATMEL_SAM0_NVMCTRL_41004000_LABEL
|
||||
|
||||
#define DT_UART_SAM0_SERCOM0_CURRENT_SPEED DT_ATMEL_SAM0_UART_42000800_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM0_IRQ DT_ATMEL_SAM0_UART_42000800_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM0_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42000800_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM0_LABEL DT_ATMEL_SAM0_UART_42000800_LABEL
|
||||
#define DT_UART_SAM0_SERCOM0_BASE_ADDRESS DT_ATMEL_SAM0_UART_42000800_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM0_RXPO DT_ATMEL_SAM0_UART_42000800_RXPO
|
||||
#define DT_UART_SAM0_SERCOM0_TXPO DT_ATMEL_SAM0_UART_42000800_TXPO
|
||||
|
||||
#define DT_UART_SAM0_SERCOM1_CURRENT_SPEED DT_ATMEL_SAM0_UART_42000C00_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM1_IRQ DT_ATMEL_SAM0_UART_42000C00_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM1_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42000C00_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM1_LABEL DT_ATMEL_SAM0_UART_42000C00_LABEL
|
||||
#define DT_UART_SAM0_SERCOM1_BASE_ADDRESS DT_ATMEL_SAM0_UART_42000C00_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM1_RXPO DT_ATMEL_SAM0_UART_42000C00_RXPO
|
||||
#define DT_UART_SAM0_SERCOM1_TXPO DT_ATMEL_SAM0_UART_42000C00_TXPO
|
||||
|
||||
#define DT_UART_SAM0_SERCOM2_CURRENT_SPEED DT_ATMEL_SAM0_UART_42001000_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM2_IRQ DT_ATMEL_SAM0_UART_42001000_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM2_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42001000_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM2_LABEL DT_ATMEL_SAM0_UART_42001000_LABEL
|
||||
#define DT_UART_SAM0_SERCOM2_BASE_ADDRESS DT_ATMEL_SAM0_UART_42001000_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM2_RXPO DT_ATMEL_SAM0_UART_42001000_RXPO
|
||||
#define DT_UART_SAM0_SERCOM2_TXPO DT_ATMEL_SAM0_UART_42001000_TXPO
|
||||
|
||||
#define DT_UART_SAM0_SERCOM3_CURRENT_SPEED DT_ATMEL_SAM0_UART_42001400_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM3_IRQ DT_ATMEL_SAM0_UART_42001400_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM3_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42001400_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM3_LABEL DT_ATMEL_SAM0_UART_42001400_LABEL
|
||||
#define DT_UART_SAM0_SERCOM3_BASE_ADDRESS DT_ATMEL_SAM0_UART_42001400_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM3_RXPO DT_ATMEL_SAM0_UART_42001400_RXPO
|
||||
#define DT_UART_SAM0_SERCOM3_TXPO DT_ATMEL_SAM0_UART_42001400_TXPO
|
||||
|
||||
#define DT_UART_SAM0_SERCOM4_CURRENT_SPEED DT_ATMEL_SAM0_UART_42001800_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM4_IRQ DT_ATMEL_SAM0_UART_42001800_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM4_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42001800_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM4_LABEL DT_ATMEL_SAM0_UART_42001800_LABEL
|
||||
#define DT_UART_SAM0_SERCOM4_BASE_ADDRESS DT_ATMEL_SAM0_UART_42001800_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM4_RXPO DT_ATMEL_SAM0_UART_42001800_RXPO
|
||||
#define DT_UART_SAM0_SERCOM4_TXPO DT_ATMEL_SAM0_UART_42001800_TXPO
|
||||
|
||||
#define DT_UART_SAM0_SERCOM5_CURRENT_SPEED DT_ATMEL_SAM0_UART_42001C00_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM5_IRQ DT_ATMEL_SAM0_UART_42001C00_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM5_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42001C00_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM5_LABEL DT_ATMEL_SAM0_UART_42001C00_LABEL
|
||||
#define DT_UART_SAM0_SERCOM5_BASE_ADDRESS DT_ATMEL_SAM0_UART_42001C00_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM5_RXPO DT_ATMEL_SAM0_UART_42001C00_RXPO
|
||||
#define DT_UART_SAM0_SERCOM5_TXPO DT_ATMEL_SAM0_UART_42001C00_TXPO
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM0_LABEL DT_ATMEL_SAM0_SPI_42000800_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM0_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42000800_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM0_DIPO DT_ATMEL_SAM0_SPI_42000800_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM0_DOPO DT_ATMEL_SAM0_SPI_42000800_DOPO
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM1_LABEL DT_ATMEL_SAM0_SPI_42000C00_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM1_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42000C00_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM1_DIPO DT_ATMEL_SAM0_SPI_42000C00_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM1_DOPO DT_ATMEL_SAM0_SPI_42000C00_DOPO
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM2_LABEL DT_ATMEL_SAM0_SPI_42001000_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM2_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42001000_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM2_DIPO DT_ATMEL_SAM0_SPI_42001000_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM2_DOPO DT_ATMEL_SAM0_SPI_42001000_DOPO
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM3_LABEL DT_ATMEL_SAM0_SPI_42001400_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM3_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42001400_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM3_DIPO DT_ATMEL_SAM0_SPI_42001400_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM3_DOPO DT_ATMEL_SAM0_SPI_42001400_DOPO
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM4_LABEL DT_ATMEL_SAM0_SPI_42001800_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM4_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42001800_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM4_DIPO DT_ATMEL_SAM0_SPI_42001800_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM4_DOPO DT_ATMEL_SAM0_SPI_42001800_DOPO
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM5_LABEL DT_ATMEL_SAM0_SPI_42001C00_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM5_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42001C00_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM5_DIPO DT_ATMEL_SAM0_SPI_42001C00_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM5_DOPO DT_ATMEL_SAM0_SPI_42001C00_DOPO
|
||||
|
||||
#define CONFIG_WDT_0_NAME DT_ATMEL_SAM0_WATCHDOG_0_LABEL
|
||||
|
||||
#define DT_NUM_IRQ_PRIO_BITS DT_ARM_V6M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
|
||||
|
|
|
@ -4,96 +4,6 @@
|
|||
|
||||
#define DT_FLASH_DEV_NAME DT_ATMEL_SAM0_NVMCTRL_0_LABEL
|
||||
|
||||
#define DT_UART_SAM0_SERCOM0_CURRENT_SPEED DT_ATMEL_SAM0_UART_42000800_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM0_IRQ DT_ATMEL_SAM0_UART_42000800_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM0_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42000800_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM0_LABEL DT_ATMEL_SAM0_UART_42000800_LABEL
|
||||
#define DT_UART_SAM0_SERCOM0_BASE_ADDRESS DT_ATMEL_SAM0_UART_42000800_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM0_RXPO DT_ATMEL_SAM0_UART_42000800_RXPO
|
||||
#define DT_UART_SAM0_SERCOM0_TXPO DT_ATMEL_SAM0_UART_42000800_TXPO
|
||||
|
||||
#define DT_UART_SAM0_SERCOM1_CURRENT_SPEED DT_ATMEL_SAM0_UART_42000C00_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM1_IRQ DT_ATMEL_SAM0_UART_42000C00_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM1_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42000C00_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM1_LABEL DT_ATMEL_SAM0_UART_42000C00_LABEL
|
||||
#define DT_UART_SAM0_SERCOM1_BASE_ADDRESS DT_ATMEL_SAM0_UART_42000C00_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM1_RXPO DT_ATMEL_SAM0_UART_42000C00_RXPO
|
||||
#define DT_UART_SAM0_SERCOM1_TXPO DT_ATMEL_SAM0_UART_42000C00_TXPO
|
||||
|
||||
#define DT_UART_SAM0_SERCOM2_CURRENT_SPEED DT_ATMEL_SAM0_UART_42001000_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM2_IRQ DT_ATMEL_SAM0_UART_42001000_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM2_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42001000_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM2_LABEL DT_ATMEL_SAM0_UART_42001000_LABEL
|
||||
#define DT_UART_SAM0_SERCOM2_BASE_ADDRESS DT_ATMEL_SAM0_UART_42001000_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM2_RXPO DT_ATMEL_SAM0_UART_42001000_RXPO
|
||||
#define DT_UART_SAM0_SERCOM2_TXPO DT_ATMEL_SAM0_UART_42001000_TXPO
|
||||
|
||||
#define DT_UART_SAM0_SERCOM3_CURRENT_SPEED DT_ATMEL_SAM0_UART_42001400_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM3_IRQ DT_ATMEL_SAM0_UART_42001400_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM3_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42001400_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM3_LABEL DT_ATMEL_SAM0_UART_42001400_LABEL
|
||||
#define DT_UART_SAM0_SERCOM3_BASE_ADDRESS DT_ATMEL_SAM0_UART_42001400_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM3_RXPO DT_ATMEL_SAM0_UART_42001400_RXPO
|
||||
#define DT_UART_SAM0_SERCOM3_TXPO DT_ATMEL_SAM0_UART_42001400_TXPO
|
||||
|
||||
#define DT_UART_SAM0_SERCOM4_CURRENT_SPEED DT_ATMEL_SAM0_UART_42001800_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM4_IRQ DT_ATMEL_SAM0_UART_42001800_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM4_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42001800_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM4_LABEL DT_ATMEL_SAM0_UART_42001800_LABEL
|
||||
#define DT_UART_SAM0_SERCOM4_BASE_ADDRESS DT_ATMEL_SAM0_UART_42001800_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM4_RXPO DT_ATMEL_SAM0_UART_42001800_RXPO
|
||||
#define DT_UART_SAM0_SERCOM4_TXPO DT_ATMEL_SAM0_UART_42001800_TXPO
|
||||
|
||||
#define DT_UART_SAM0_SERCOM5_CURRENT_SPEED DT_ATMEL_SAM0_UART_42001C00_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM5_IRQ DT_ATMEL_SAM0_UART_42001C00_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM5_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42001C00_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM5_LABEL DT_ATMEL_SAM0_UART_42001C00_LABEL
|
||||
#define DT_UART_SAM0_SERCOM5_BASE_ADDRESS DT_ATMEL_SAM0_UART_42001C00_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM5_RXPO DT_ATMEL_SAM0_UART_42001C00_RXPO
|
||||
#define DT_UART_SAM0_SERCOM5_TXPO DT_ATMEL_SAM0_UART_42001C00_TXPO
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM0_LABEL DT_ATMEL_SAM0_SPI_42000800_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM0_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42000800_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM0_DIPO DT_ATMEL_SAM0_SPI_42000800_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM0_DOPO DT_ATMEL_SAM0_SPI_42000800_DOPO
|
||||
#define DT_SPI_SAM0_SERCOM0_RXDMA DT_ATMEL_SAM0_SPI_42000800_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM0_TXDMA DT_ATMEL_SAM0_SPI_42000800_TXDMA
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM1_LABEL DT_ATMEL_SAM0_SPI_42000C00_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM1_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42000C00_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM1_DIPO DT_ATMEL_SAM0_SPI_42000C00_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM1_DOPO DT_ATMEL_SAM0_SPI_42000C00_DOPO
|
||||
#define DT_SPI_SAM0_SERCOM1_RXDMA DT_ATMEL_SAM0_SPI_42000C00_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM1_TXDMA DT_ATMEL_SAM0_SPI_42000C00_TXDMA
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM2_LABEL DT_ATMEL_SAM0_SPI_42001000_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM2_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42001000_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM2_DIPO DT_ATMEL_SAM0_SPI_42001000_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM2_DOPO DT_ATMEL_SAM0_SPI_42001000_DOPO
|
||||
#define DT_SPI_SAM0_SERCOM2_RXDMA DT_ATMEL_SAM0_SPI_42001000_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM2_TXDMA DT_ATMEL_SAM0_SPI_42001000_TXDMA
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM3_LABEL DT_ATMEL_SAM0_SPI_42001400_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM3_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42001400_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM3_DIPO DT_ATMEL_SAM0_SPI_42001400_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM3_DOPO DT_ATMEL_SAM0_SPI_42001400_DOPO
|
||||
#define DT_SPI_SAM0_SERCOM3_RXDMA DT_ATMEL_SAM0_SPI_42001400_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM3_TXDMA DT_ATMEL_SAM0_SPI_42001400_TXDMA
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM4_LABEL DT_ATMEL_SAM0_SPI_42001800_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM4_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42001800_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM4_DIPO DT_ATMEL_SAM0_SPI_42001800_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM4_DOPO DT_ATMEL_SAM0_SPI_42001800_DOPO
|
||||
#define DT_SPI_SAM0_SERCOM4_RXDMA DT_ATMEL_SAM0_SPI_42001800_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM4_TXDMA DT_ATMEL_SAM0_SPI_42001800_TXDMA
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM5_LABEL DT_ATMEL_SAM0_SPI_42001C00_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM5_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42001C00_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM5_DIPO DT_ATMEL_SAM0_SPI_42001C00_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM5_DOPO DT_ATMEL_SAM0_SPI_42001C00_DOPO
|
||||
#define DT_SPI_SAM0_SERCOM5_RXDMA DT_ATMEL_SAM0_SPI_42001C00_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM5_TXDMA DT_ATMEL_SAM0_SPI_42001C00_TXDMA
|
||||
|
||||
#define CONFIG_WDT_0_NAME DT_ATMEL_SAM0_WATCHDOG_0_LABEL
|
||||
|
||||
#define DT_NUM_IRQ_PRIO_BITS DT_ARM_V6M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
|
||||
|
|
|
@ -8,96 +8,6 @@
|
|||
|
||||
#define DT_FLASH_DEV_NAME DT_ATMEL_SAM0_NVMCTRL_0_LABEL
|
||||
|
||||
#define DT_UART_SAM0_SERCOM0_CURRENT_SPEED DT_ATMEL_SAM0_UART_42000800_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM0_IRQ DT_ATMEL_SAM0_UART_42000800_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM0_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42000800_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM0_LABEL DT_ATMEL_SAM0_UART_42000800_LABEL
|
||||
#define DT_UART_SAM0_SERCOM0_BASE_ADDRESS DT_ATMEL_SAM0_UART_42000800_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM0_RXPO DT_ATMEL_SAM0_UART_42000800_RXPO
|
||||
#define DT_UART_SAM0_SERCOM0_TXPO DT_ATMEL_SAM0_UART_42000800_TXPO
|
||||
|
||||
#define DT_UART_SAM0_SERCOM1_CURRENT_SPEED DT_ATMEL_SAM0_UART_42000C00_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM1_IRQ DT_ATMEL_SAM0_UART_42000C00_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM1_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42000C00_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM1_LABEL DT_ATMEL_SAM0_UART_42000C00_LABEL
|
||||
#define DT_UART_SAM0_SERCOM1_BASE_ADDRESS DT_ATMEL_SAM0_UART_42000C00_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM1_RXPO DT_ATMEL_SAM0_UART_42000C00_RXPO
|
||||
#define DT_UART_SAM0_SERCOM1_TXPO DT_ATMEL_SAM0_UART_42000C00_TXPO
|
||||
|
||||
#define DT_UART_SAM0_SERCOM2_CURRENT_SPEED DT_ATMEL_SAM0_UART_42001000_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM2_IRQ DT_ATMEL_SAM0_UART_42001000_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM2_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42001000_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM2_LABEL DT_ATMEL_SAM0_UART_42001000_LABEL
|
||||
#define DT_UART_SAM0_SERCOM2_BASE_ADDRESS DT_ATMEL_SAM0_UART_42001000_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM2_RXPO DT_ATMEL_SAM0_UART_42001000_RXPO
|
||||
#define DT_UART_SAM0_SERCOM2_TXPO DT_ATMEL_SAM0_UART_42001000_TXPO
|
||||
|
||||
#define DT_UART_SAM0_SERCOM3_CURRENT_SPEED DT_ATMEL_SAM0_UART_42001400_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM3_IRQ DT_ATMEL_SAM0_UART_42001400_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM3_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42001400_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM3_LABEL DT_ATMEL_SAM0_UART_42001400_LABEL
|
||||
#define DT_UART_SAM0_SERCOM3_BASE_ADDRESS DT_ATMEL_SAM0_UART_42001400_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM3_RXPO DT_ATMEL_SAM0_UART_42001400_RXPO
|
||||
#define DT_UART_SAM0_SERCOM3_TXPO DT_ATMEL_SAM0_UART_42001400_TXPO
|
||||
|
||||
#define DT_UART_SAM0_SERCOM4_CURRENT_SPEED DT_ATMEL_SAM0_UART_42001800_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM4_IRQ DT_ATMEL_SAM0_UART_42001800_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM4_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42001800_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM4_LABEL DT_ATMEL_SAM0_UART_42001800_LABEL
|
||||
#define DT_UART_SAM0_SERCOM4_BASE_ADDRESS DT_ATMEL_SAM0_UART_42001800_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM4_RXPO DT_ATMEL_SAM0_UART_42001800_RXPO
|
||||
#define DT_UART_SAM0_SERCOM4_TXPO DT_ATMEL_SAM0_UART_42001800_TXPO
|
||||
|
||||
#define DT_UART_SAM0_SERCOM5_CURRENT_SPEED DT_ATMEL_SAM0_UART_42001C00_CURRENT_SPEED
|
||||
#define DT_UART_SAM0_SERCOM5_IRQ DT_ATMEL_SAM0_UART_42001C00_IRQ_0
|
||||
#define DT_UART_SAM0_SERCOM5_IRQ_PRIORITY DT_ATMEL_SAM0_UART_42001C00_IRQ_0_PRIORITY
|
||||
#define DT_UART_SAM0_SERCOM5_LABEL DT_ATMEL_SAM0_UART_42001C00_LABEL
|
||||
#define DT_UART_SAM0_SERCOM5_BASE_ADDRESS DT_ATMEL_SAM0_UART_42001C00_BASE_ADDRESS
|
||||
#define DT_UART_SAM0_SERCOM5_RXPO DT_ATMEL_SAM0_UART_42001C00_RXPO
|
||||
#define DT_UART_SAM0_SERCOM5_TXPO DT_ATMEL_SAM0_UART_42001C00_TXPO
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM0_LABEL DT_ATMEL_SAM0_SPI_42000800_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM0_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42000800_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM0_DIPO DT_ATMEL_SAM0_SPI_42000800_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM0_DOPO DT_ATMEL_SAM0_SPI_42000800_DOPO
|
||||
#define DT_SPI_SAM0_SERCOM0_RXDMA DT_ATMEL_SAM0_SPI_42000800_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM0_TXDMA DT_ATMEL_SAM0_SPI_42000800_TXDMA
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM1_LABEL DT_ATMEL_SAM0_SPI_42000C00_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM1_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42000C00_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM1_DIPO DT_ATMEL_SAM0_SPI_42000C00_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM1_DOPO DT_ATMEL_SAM0_SPI_42000C00_DOPO
|
||||
#define DT_SPI_SAM0_SERCOM1_RXDMA DT_ATMEL_SAM0_SPI_42000C00_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM1_TXDMA DT_ATMEL_SAM0_SPI_42000C00_TXDMA
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM2_LABEL DT_ATMEL_SAM0_SPI_42001000_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM2_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42001000_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM2_DIPO DT_ATMEL_SAM0_SPI_42001000_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM2_DOPO DT_ATMEL_SAM0_SPI_42001000_DOPO
|
||||
#define DT_SPI_SAM0_SERCOM2_RXDMA DT_ATMEL_SAM0_SPI_42001000_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM2_TXDMA DT_ATMEL_SAM0_SPI_42001000_TXDMA
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM3_LABEL DT_ATMEL_SAM0_SPI_42001400_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM3_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42001400_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM3_DIPO DT_ATMEL_SAM0_SPI_42001400_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM3_DOPO DT_ATMEL_SAM0_SPI_42001400_DOPO
|
||||
#define DT_SPI_SAM0_SERCOM3_RXDMA DT_ATMEL_SAM0_SPI_42001400_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM3_TXDMA DT_ATMEL_SAM0_SPI_42001400_TXDMA
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM4_LABEL DT_ATMEL_SAM0_SPI_42001800_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM4_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42001800_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM4_DIPO DT_ATMEL_SAM0_SPI_42001800_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM4_DOPO DT_ATMEL_SAM0_SPI_42001800_DOPO
|
||||
#define DT_SPI_SAM0_SERCOM4_RXDMA DT_ATMEL_SAM0_SPI_42001800_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM4_TXDMA DT_ATMEL_SAM0_SPI_42001800_TXDMA
|
||||
|
||||
#define DT_SPI_SAM0_SERCOM5_LABEL DT_ATMEL_SAM0_SPI_42001C00_LABEL
|
||||
#define DT_SPI_SAM0_SERCOM5_BASE_ADDRESS DT_ATMEL_SAM0_SPI_42001C00_BASE_ADDRESS
|
||||
#define DT_SPI_SAM0_SERCOM5_DIPO DT_ATMEL_SAM0_SPI_42001C00_DIPO
|
||||
#define DT_SPI_SAM0_SERCOM5_DOPO DT_ATMEL_SAM0_SPI_42001C00_DOPO
|
||||
#define DT_SPI_SAM0_SERCOM5_RXDMA DT_ATMEL_SAM0_SPI_42001C00_RXDMA
|
||||
#define DT_SPI_SAM0_SERCOM5_TXDMA DT_ATMEL_SAM0_SPI_42001C00_TXDMA
|
||||
|
||||
#define CONFIG_WDT_0_NAME DT_ATMEL_SAM0_WATCHDOG_0_LABEL
|
||||
|
||||
#define DT_NUM_IRQ_PRIO_BITS DT_ARM_V6M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue