michaelh/zephyr
1
0
Fork 0
Code Releases Activity

boards: arm: pinnacle_100_dvk: Update clock error

Browse source 
The 32KHz crystal used is a tuning fork crystal which can have a larger
clock drift over temperature than an AT cut crystal, therefore the LFXO
clock source error rate needs updating to account for this possible
drift over temperature.

Signed-off-by: Jamie McCrae <jamie.mccrae@lairdconnect.com>
This commit is contained in:
Jamie McCrae 2021-08-06 09:49:48 +01:00 • committed by Kumar Gala
commit 46d6b8f528
1 changed files with 9 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

14
boards/arm/pinnacle_100_dvk/pinnacle_100_dvk_defconfig
View file

@ -1,4 +1,4 @@
# Copyright (c) 2020 Laird Connectivity # Copyright (c) 2020-2021 Laird Connectivity
# SPDX-License-Identifier: Apache-2.0 # SPDX-License-Identifier: Apache-2.0
@ -12,15 +12,19 @@ CONFIG_ARM_MPU=y
# Enable RTT # Enable RTT
CONFIG_USE_SEGGER_RTT=y CONFIG_USE_SEGGER_RTT=y
# enable GPIO # Enable GPIO
CONFIG_GPIO=y CONFIG_GPIO=y
# enable uart driver # Enable uart driver
CONFIG_SERIAL=y CONFIG_SERIAL=y
# enable console # Enable console
CONFIG_CONSOLE=y CONFIG_CONSOLE=y
CONFIG_UART_CONSOLE=y CONFIG_UART_CONSOLE=y
# additional board options # Additional board options
CONFIG_GPIO_AS_PINRESET=y CONFIG_GPIO_AS_PINRESET=y
# 32KHz clock source
CONFIG_CLOCK_CONTROL_NRF_K32SRC_XTAL=y
CONFIG_CLOCK_CONTROL_NRF_K32SRC_150PPM=y