soc: mcxw71: Enable FMU flash controller
Enable flash controller driver for main FMU on MCXW71 Signed-off-by: Declan Snyder <declan.snyder@nxp.com>
This commit is contained in:
parent
448485a967
commit
4405420b33
4 changed files with 14 additions and 2 deletions
|
@ -55,6 +55,8 @@ The ``frdm_mcxw71`` board target in Zephyr currently supports the following feat
|
||||||
| LPUART | on-chip | serial port-polling; |
|
| LPUART | on-chip | serial port-polling; |
|
||||||
| | | serial port-interrupt |
|
| | | serial port-interrupt |
|
||||||
+-----------+------------+-------------------------------------+
|
+-----------+------------+-------------------------------------+
|
||||||
|
| FMU | on-chip | flash |
|
||||||
|
+-----------+------------+-------------------------------------+
|
||||||
|
|
||||||
Programming and Debugging
|
Programming and Debugging
|
||||||
*************************
|
*************************
|
||||||
|
|
|
@ -17,6 +17,7 @@
|
||||||
|
|
||||||
chosen {
|
chosen {
|
||||||
zephyr,flash = &flash;
|
zephyr,flash = &flash;
|
||||||
|
zephyr,flash-controller = &fmu;
|
||||||
zephyr,code-partition = &code_partition;
|
zephyr,code-partition = &code_partition;
|
||||||
zephyr,sram = &stcm0;
|
zephyr,sram = &stcm0;
|
||||||
zephyr,console = &lpuart1;
|
zephyr,console = &lpuart1;
|
||||||
|
@ -60,3 +61,7 @@
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&fmu {
|
||||||
|
status = "okay";
|
||||||
|
};
|
||||||
|
|
|
@ -67,13 +67,15 @@
|
||||||
peripheral: peripheral@50000000 {
|
peripheral: peripheral@50000000 {
|
||||||
ranges = <0x0 0x50000000 0x10000000>;
|
ranges = <0x0 0x50000000 0x10000000>;
|
||||||
|
|
||||||
fmu: flash-module@20000 {
|
fmu: memory-controller@20000 {
|
||||||
ranges = <0x0 0x10000000 DT_SIZE_M(1)>;
|
ranges = <0x0 0x10000000 DT_SIZE_M(1)>;
|
||||||
#address-cells = <1>;
|
#address-cells = <1>;
|
||||||
#size-cells = <1>;
|
#size-cells = <1>;
|
||||||
|
|
||||||
compatible = "nxp,fmu-k4";
|
compatible = "nxp,iap-msf1";
|
||||||
reg = <0x20000 0x1000>;
|
reg = <0x20000 0x1000>;
|
||||||
|
interrupts = <27 0>;
|
||||||
|
status = "disabled";
|
||||||
|
|
||||||
flash: flash@0 {
|
flash: flash@0 {
|
||||||
reg = <0x0 DT_SIZE_M(1)>;
|
reg = <0x0 DT_SIZE_M(1)>;
|
||||||
|
|
|
@ -9,4 +9,7 @@ config NUM_IRQS
|
||||||
config SYS_CLOCK_HW_CYCLES_PER_SEC
|
config SYS_CLOCK_HW_CYCLES_PER_SEC
|
||||||
default 96000000 if CORTEX_M_SYSTICK
|
default 96000000 if CORTEX_M_SYSTICK
|
||||||
|
|
||||||
|
config MCUX_FLASH_K4_API
|
||||||
|
default y
|
||||||
|
|
||||||
endif # SOC_SERIES_MCXW
|
endif # SOC_SERIES_MCXW
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue