michaelh/zephyr
1
0
Fork 0
Code Releases Activity

driver: clock: esp32: retrieve HW clock from DTS

Browse source 
ESP32 and ESP32-S2 HW clock are tied to DTS clock configuration.
This changes updates the default configuration to retrieve
this information from DTS.

Signed-off-by: Sylvio Alves <sylvio.alves@espressif.com>
This commit is contained in:
Sylvio Alves 2022-12-21 10:46:18 -03:00 • committed by Anas Nashif
commit 42b33382f7
16 changed files with 23 additions and 32 deletions
Download patch file Download diff file Expand all files Collapse all files

2
boards/xtensa/esp32/esp32_defconfig
View file

@ -7,8 +7,6 @@ CONFIG_SOC_ESP32=y
CONFIG_MAIN_STACK_SIZE=2048
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=240000000
CONFIG_CONSOLE=y
CONFIG_SERIAL=y
CONFIG_UART_CONSOLE=y

2
boards/xtensa/esp32_ethernet_kit/esp32_ethernet_kit_defconfig
View file

@ -7,8 +7,6 @@ CONFIG_SOC_ESP32=y
CONFIG_MAIN_STACK_SIZE=2048
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=240000000
CONFIG_CONSOLE=y
CONFIG_SERIAL=y
CONFIG_UART_CONSOLE=y

2
boards/xtensa/esp32_net/esp32_net_defconfig
View file

@ -7,8 +7,6 @@ CONFIG_SOC_ESP32_NET=y
CONFIG_MAIN_STACK_SIZE=2048
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=240000000
CONFIG_CONSOLE=n
CONFIG_SERIAL=n
CONFIG_UART_CONSOLE=n

2
boards/xtensa/esp32s2_franzininho/esp32s2_franzininho_defconfig
View file

@ -6,8 +6,6 @@ CONFIG_BOARD_ESP32S2_FRANZININHO=y
CONFIG_SOC_ESP32S2=y
CONFIG_MAIN_STACK_SIZE=2048
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=240000000
CONFIG_CONSOLE=y
CONFIG_SERIAL=y
CONFIG_UART_CONSOLE=y

2
boards/xtensa/esp32s2_saola/esp32s2_saola_defconfig
View file

@ -6,8 +6,6 @@ CONFIG_BOARD_ESP32S2_SAOLA=y
CONFIG_SOC_ESP32S2=y
CONFIG_MAIN_STACK_SIZE=2048
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=240000000
CONFIG_CONSOLE=y
CONFIG_SERIAL=y
CONFIG_UART_CONSOLE=y

2
boards/xtensa/esp_wrover_kit/esp_wrover_kit_defconfig
View file

@ -7,8 +7,6 @@ CONFIG_SOC_ESP32=y
CONFIG_MAIN_STACK_SIZE=2048
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=240000000
CONFIG_CONSOLE=y
CONFIG_SERIAL=y
CONFIG_UART_CONSOLE=y

2
boards/xtensa/heltec_wifi_lora32_v2/heltec_wifi_lora32_v2_defconfig
View file

@ -7,8 +7,6 @@ CONFIG_SOC_ESP32=y
CONFIG_MAIN_STACK_SIZE=2048
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=240000000
CONFIG_CONSOLE=y
CONFIG_SERIAL=y
CONFIG_UART_CONSOLE=y

2
boards/xtensa/odroid_go/odroid_go_defconfig
View file

@ -7,8 +7,6 @@ CONFIG_SOC_ESP32=y
CONFIG_MAIN_STACK_SIZE=2048
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=240000000
CONFIG_CONSOLE=y
CONFIG_SERIAL=y
CONFIG_UART_CONSOLE=y

2
boards/xtensa/olimex_esp32_evb/olimex_esp32_evb_defconfig
View file

@ -7,8 +7,6 @@ CONFIG_SOC_ESP32=y
CONFIG_MAIN_STACK_SIZE=2048
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=240000000
CONFIG_CONSOLE=y
CONFIG_SERIAL=y
CONFIG_UART_CONSOLE=y