michaelh/zephyr
1
0
Fork 0
Code Releases Activity

soc: espressif: remove vddio boost during boot

Browse source 
Removes the VDDSDIO control during boot for some SoCs.
Only ESP32 allows managing such configuration during
initialization.

Signed-off-by: Sylvio Alves <sylvio.alves@espressif.com>
This commit is contained in:
Sylvio Alves 2025-02-10 17:26:23 -03:00 • committed by Benjamin Cabé
commit 36705c4f8e
5 changed files with 0 additions and 60 deletions
Download patch file Download diff file Expand all files Collapse all files

12
soc/espressif/esp32c2/hw_init.c
View file

@ -36,18 +36,6 @@ int hardware_init(void)
#ifdef CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE
esp_cpu_configure_region_protection();
#endif
#if CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V
rtc_vddsdio_config_t cfg = rtc_vddsdio_get_config();
if (cfg.enable == 1 && cfg.tieh == RTC_VDDSDIO_TIEH_1_8V) {
cfg.drefh = 3;
cfg.drefm = 3;
cfg.drefl = 3;
cfg.force = 1;
rtc_vddsdio_set_config(cfg);
esp_rom_delay_us(10);
}
#endif /* CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V */
bootloader_clock_configure();

12
soc/espressif/esp32c3/hw_init.c
View file

@ -38,18 +38,6 @@ int hardware_init(void)
#ifdef CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE
esp_cpu_configure_region_protection();
#endif
#if CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V
rtc_vddsdio_config_t cfg = rtc_vddsdio_get_config();
if (cfg.enable == 1 && cfg.tieh == RTC_VDDSDIO_TIEH_1_8V) {
cfg.drefh = 3;
cfg.drefm = 3;
cfg.drefl = 3;
cfg.force = 1;
rtc_vddsdio_set_config(cfg);
esp_rom_delay_us(10);
}
#endif /* CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V */
bootloader_clock_configure();

12
soc/espressif/esp32c6/hw_init.c
View file

@ -54,18 +54,6 @@ int hardware_init(void)
#ifdef CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE
esp_cpu_configure_region_protection();
#endif
#if CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V
rtc_vddsdio_config_t cfg = rtc_vddsdio_get_config();
if (cfg.enable == 1 && cfg.tieh == RTC_VDDSDIO_TIEH_1_8V) {
cfg.drefh = 3;
cfg.drefm = 3;
cfg.drefl = 3;
cfg.force = 1;
rtc_vddsdio_set_config(cfg);
esp_rom_delay_us(10);
}
#endif /* CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V */
bootloader_clock_configure();

12
soc/espressif/esp32s2/hw_init.c
View file

@ -36,18 +36,6 @@ int hardware_init(void)
#ifdef CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE
esp_cpu_configure_region_protection();
#endif
#if CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V
rtc_vddsdio_config_t cfg = rtc_vddsdio_get_config();
if (cfg.enable == 1 && cfg.tieh == RTC_VDDSDIO_TIEH_1_8V) {
cfg.drefh = 3;
cfg.drefm = 3;
cfg.drefl = 3;
cfg.force = 1;
rtc_vddsdio_set_config(cfg);
esp_rom_delay_us(10);
}
#endif /* CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V */
bootloader_clock_configure();

12
soc/espressif/esp32s3/hw_init.c
View file

@ -42,18 +42,6 @@ int hardware_init(void)
#ifdef CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE
esp_cpu_configure_region_protection();
#endif
#if CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V
rtc_vddsdio_config_t cfg = rtc_vddsdio_get_config();
if (cfg.enable == 1 && cfg.tieh == RTC_VDDSDIO_TIEH_1_8V) {
cfg.drefh = 3;
cfg.drefm = 3;
cfg.drefl = 3;
cfg.force = 1;
rtc_vddsdio_set_config(cfg);
esp_rom_delay_us(10);
}
#endif /* CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V */
bootloader_clock_configure();