drivers: ethernet: Rework mcux driver to use DT_INST_FOREACH
Reworks the mcux ethernet driver to use DT_INST_FOREACH_STATUS_OKAY and eliminate a lot of duplicate code between instance 0 and instance 1. Renames the ERR_MISC interrupt to ERR due to an issue with the underscore in the device tree preprocessor macros. Signed-off-by: Maureen Helm <maureen.helm@nxp.com>
This commit is contained in:
Maureen Helm
Carles Cufí
parent
393201194e
commit
3498d43784
2 changed files with 158 additions and 302 deletions
|
|
@ -34,8 +34,6 @@ LOG_MODULE_REGISTER(LOG_MODULE_NAME);
|
||||||
#if defined(CONFIG_PTP_CLOCK_MCUX)
|
#if defined(CONFIG_PTP_CLOCK_MCUX)
|
||||||
#include <ptp_clock.h>
|
#include <ptp_clock.h>
|
||||||
#include <net/gptp.h>
|
#include <net/gptp.h>
|
||||||
|
|
||||||
#define PTP_INST_NODEID(n) DT_CHILD(DT_DRV_INST(n), ptp)
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#include "fsl_enet.h"
|
#include "fsl_enet.h"
|
||||||
|
|
@ -1139,7 +1137,7 @@ static void eth_mcux_ptp_isr(const struct device *dev)
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#if DT_INST_IRQ_HAS_NAME(0, common) || DT_INST_IRQ_HAS_NAME(1, common)
|
#if DT_INST_IRQ_HAS_NAME(0, common) || DT_INST_IRQ_HAS_NAME(1, common)
|
||||||
static void eth_mcux_dispacher_isr(const struct device *dev)
|
static void eth_mcux_common_isr(const struct device *dev)
|
||||||
{
|
{
|
||||||
struct eth_context *context = dev->data;
|
struct eth_context *context = dev->data;
|
||||||
uint32_t EIR = ENET_GetInterruptStatus(context->base);
|
uint32_t EIR = ENET_GetInterruptStatus(context->base);
|
||||||
|
|
@ -1178,8 +1176,8 @@ static void eth_mcux_tx_isr(const struct device *dev)
|
||||||
}
|
}
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#if DT_INST_IRQ_HAS_NAME(0, err_misc) || DT_INST_IRQ_HAS_NAME(1, err_misc)
|
#if DT_INST_IRQ_HAS_NAME(0, err) || DT_INST_IRQ_HAS_NAME(1, err)
|
||||||
static void eth_mcux_error_isr(const struct device *dev)
|
static void eth_mcux_err_isr(const struct device *dev)
|
||||||
{
|
{
|
||||||
struct eth_context *context = dev->data;
|
struct eth_context *context = dev->data;
|
||||||
uint32_t pending = ENET_GetInterruptStatus(context->base);
|
uint32_t pending = ENET_GetInterruptStatus(context->base);
|
||||||
|
|
@ -1191,329 +1189,187 @@ static void eth_mcux_error_isr(const struct device *dev)
|
||||||
}
|
}
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#if DT_NODE_HAS_STATUS(DT_DRV_INST(0), okay)
|
#if defined(CONFIG_NOCACHE_MEMORY)
|
||||||
|
#define NOCACHE __nocache
|
||||||
#if DT_INST_PROP(0, zephyr_random_mac_address) && \
|
#else
|
||||||
NODE_HAS_VALID_MAC_ADDR(DT_DRV_INST(0))
|
#define NOCACHE
|
||||||
#error Conflict between 'local-mac-address' and 'zephyr,random-mac-address'
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#if !NODE_HAS_VALID_MAC_ADDR(DT_DRV_INST(0))
|
|
||||||
static void generate_eth0_mac(uint8_t *mac_addr)
|
|
||||||
{
|
|
||||||
#if DT_INST_PROP(0, zephyr_random_mac_address)
|
|
||||||
gen_random_mac(mac_addr,
|
|
||||||
FREESCALE_OUI_B0, FREESCALE_OUI_B1, FREESCALE_OUI_B2);
|
|
||||||
#else
|
|
||||||
/* Generate_unique_mac */
|
|
||||||
mac_addr[0] = FREESCALE_OUI_B0;
|
|
||||||
mac_addr[1] = FREESCALE_OUI_B1;
|
|
||||||
mac_addr[2] = FREESCALE_OUI_B2;
|
|
||||||
/* Trivially "hash" up to 128 bits of MCU unique identifier */
|
|
||||||
#if defined(CONFIG_SOC_SERIES_IMX_RT)
|
#if defined(CONFIG_SOC_SERIES_IMX_RT)
|
||||||
uint32_t id = OCOTP->CFG1 ^ OCOTP->CFG2;
|
#define ETH_MCUX_UNIQUE_ID (OCOTP->CFG1 ^ OCOTP->CFG2)
|
||||||
#elif defined(CONFIG_SOC_SERIES_KINETIS_K6X)
|
#elif defined(CONFIG_SOC_SERIES_KINETIS_K6X)
|
||||||
uint32_t id = SIM->UIDH ^ SIM->UIDMH ^ SIM->UIDML ^ SIM->UIDL;
|
#define ETH_MCUX_UNIQUE_ID (SIM->UIDH ^ SIM->UIDMH ^ SIM->UIDML ^ SIM->UIDL)
|
||||||
#else
|
#else
|
||||||
#error "Unsupported SOC"
|
#error "Unsupported SOC"
|
||||||
#endif
|
#endif
|
||||||
mac_addr[0] |= 0x02; /* force LAA bit */
|
|
||||||
|
|
||||||
mac_addr[3] = id >> 8;
|
#define ETH_MCUX_NONE
|
||||||
mac_addr[4] = id >> 16;
|
|
||||||
mac_addr[5] = id >> 0;
|
|
||||||
|
|
||||||
mac_addr[5] += 0;
|
#define ETH_MCUX_IRQ_INIT(n, name) \
|
||||||
#endif /* zephyr_random_mac_address */
|
do { \
|
||||||
}
|
IRQ_CONNECT(DT_INST_IRQ_BY_NAME(n, name, irq), \
|
||||||
#endif
|
DT_INST_IRQ_BY_NAME(n, name, priority), \
|
||||||
|
eth_mcux_##name##_isr, \
|
||||||
|
DEVICE_GET(eth_mcux_##n), \
|
||||||
|
0); \
|
||||||
|
irq_enable(DT_INST_IRQ_BY_NAME(n, name, irq)); \
|
||||||
|
} while (0)
|
||||||
|
|
||||||
static void eth0_config_func(void);
|
#define ETH_MCUX_IRQ(n, name) \
|
||||||
|
COND_CODE_1(DT_INST_IRQ_HAS_NAME(n, name), \
|
||||||
static struct eth_context eth0_context = {
|
(ETH_MCUX_IRQ_INIT(n, name)), \
|
||||||
.base = (ENET_Type *)DT_INST_REG_ADDR(0),
|
(ETH_MCUX_NONE))
|
||||||
#if defined(CONFIG_NET_POWER_MANAGEMENT)
|
|
||||||
.clock_name = DT_INST_CLOCKS_LABEL(0),
|
|
||||||
#endif
|
|
||||||
.config_func = eth0_config_func,
|
|
||||||
.phy_addr = 0U,
|
|
||||||
.phy_duplex = kPHY_FullDuplex,
|
|
||||||
.phy_speed = kPHY_Speed100M,
|
|
||||||
#if NODE_HAS_VALID_MAC_ADDR(DT_DRV_INST(0))
|
|
||||||
.mac_addr = DT_INST_PROP(0, local_mac_address),
|
|
||||||
.generate_mac = NULL,
|
|
||||||
#else
|
|
||||||
.generate_mac = generate_eth0_mac,
|
|
||||||
#endif
|
|
||||||
};
|
|
||||||
|
|
||||||
#if defined(CONFIG_HAS_MCUX_CACHE)
|
|
||||||
static __nocache enet_rx_bd_struct_t __aligned(ENET_BUFF_ALIGNMENT)
|
|
||||||
eth0_rx_buffer_desc[CONFIG_ETH_MCUX_RX_BUFFERS];
|
|
||||||
static __nocache enet_tx_bd_struct_t __aligned(ENET_BUFF_ALIGNMENT)
|
|
||||||
eth0_tx_buffer_desc[CONFIG_ETH_MCUX_TX_BUFFERS];
|
|
||||||
#else
|
|
||||||
static enet_rx_bd_struct_t __aligned(ENET_BUFF_ALIGNMENT)
|
|
||||||
eth0_rx_buffer_desc[CONFIG_ETH_MCUX_RX_BUFFERS];
|
|
||||||
|
|
||||||
static enet_tx_bd_struct_t __aligned(ENET_BUFF_ALIGNMENT)
|
|
||||||
eth0_tx_buffer_desc[CONFIG_ETH_MCUX_TX_BUFFERS];
|
|
||||||
#endif
|
|
||||||
|
|
||||||
static uint8_t __aligned(ENET_BUFF_ALIGNMENT)
|
|
||||||
eth0_rx_buffer[CONFIG_ETH_MCUX_RX_BUFFERS][ETH_MCUX_BUFFER_SIZE];
|
|
||||||
|
|
||||||
static uint8_t __aligned(ENET_BUFF_ALIGNMENT)
|
|
||||||
eth0_tx_buffer[CONFIG_ETH_MCUX_TX_BUFFERS][ETH_MCUX_BUFFER_SIZE];
|
|
||||||
|
|
||||||
#if defined(CONFIG_PTP_CLOCK_MCUX)
|
#if defined(CONFIG_PTP_CLOCK_MCUX)
|
||||||
/*
|
#define PTP_INST_NODEID(n) DT_CHILD(DT_DRV_INST(n), ptp)
|
||||||
* Array to get transmit frame information on completion of frame transmit.
|
|
||||||
* This will hold the transmit timestamp.
|
|
||||||
*/
|
|
||||||
static enet_frame_info_t eth0_tx_frameinfo_array[CONFIG_ETH_MCUX_TX_BUFFERS];
|
|
||||||
#endif
|
|
||||||
|
|
||||||
static const enet_buffer_config_t eth0_buffer_config = {
|
#define ETH_MCUX_IRQ_PTP_INIT(n) \
|
||||||
.rxBdNumber = CONFIG_ETH_MCUX_RX_BUFFERS,
|
do { \
|
||||||
.txBdNumber = CONFIG_ETH_MCUX_TX_BUFFERS,
|
IRQ_CONNECT(DT_IRQ_BY_NAME(PTP_INST_NODEID(n), ieee1588_tmr, irq), \
|
||||||
.rxBuffSizeAlign = ETH_MCUX_BUFFER_SIZE,
|
DT_IRQ_BY_NAME(PTP_INST_NODEID(n), ieee1588_tmr, priority), \
|
||||||
.txBuffSizeAlign = ETH_MCUX_BUFFER_SIZE,
|
eth_mcux_ptp_isr, \
|
||||||
.rxBdStartAddrAlign = eth0_rx_buffer_desc,
|
DEVICE_GET(eth_mcux_##n), \
|
||||||
.txBdStartAddrAlign = eth0_tx_buffer_desc,
|
0); \
|
||||||
.rxBufferAlign = eth0_rx_buffer[0],
|
irq_enable(DT_IRQ_BY_NAME(PTP_INST_NODEID(n), ieee1588_tmr, irq)); \
|
||||||
.txBufferAlign = eth0_tx_buffer[0],
|
} while (0)
|
||||||
.rxMaintainEnable = true,
|
|
||||||
.txMaintainEnable = true,
|
#define ETH_MCUX_IRQ_PTP(n) \
|
||||||
#if defined(CONFIG_PTP_CLOCK_MCUX)
|
COND_CODE_1(DT_NODE_HAS_STATUS(PTP_INST_NODEID(n), okay), \
|
||||||
.txFrameInfo = eth0_tx_frameinfo_array,
|
(ETH_MCUX_IRQ_PTP_INIT(n)), \
|
||||||
|
(ETH_MCUX_NONE))
|
||||||
|
|
||||||
|
#define ETH_MCUX_PTP_FRAMEINFO_ARRAY(n) \
|
||||||
|
static enet_frame_info_t \
|
||||||
|
eth##n##_tx_frameinfo_array[CONFIG_ETH_MCUX_TX_BUFFERS];
|
||||||
|
|
||||||
|
#define ETH_MCUX_PTP_FRAMEINFO(n) \
|
||||||
|
.txFrameInfo = eth##n##_tx_frameinfo_array,
|
||||||
#else
|
#else
|
||||||
|
#define ETH_MCUX_IRQ_PTP(n)
|
||||||
|
|
||||||
|
#define ETH_MCUX_PTP_FRAMEINFO_ARRAY(n)
|
||||||
|
|
||||||
|
#define ETH_MCUX_PTP_FRAMEINFO(n) \
|
||||||
.txFrameInfo = NULL,
|
.txFrameInfo = NULL,
|
||||||
#endif
|
#endif
|
||||||
};
|
|
||||||
|
|
||||||
ETH_NET_DEVICE_INIT(eth_mcux_0,
|
#define ETH_MCUX_GENERATE_MAC_RANDOM(n) \
|
||||||
DT_INST_LABEL(0),
|
static void generate_eth##n##_mac(uint8_t *mac_addr) \
|
||||||
eth_init,
|
{ \
|
||||||
ETH_MCUX_PM_FUNC,
|
gen_random_mac(mac_addr, \
|
||||||
ð0_context,
|
FREESCALE_OUI_B0, \
|
||||||
ð0_buffer_config,
|
FREESCALE_OUI_B1, \
|
||||||
CONFIG_ETH_INIT_PRIORITY,
|
FREESCALE_OUI_B2); \
|
||||||
&api_funcs,
|
}
|
||||||
NET_ETH_MTU);
|
|
||||||
|
|
||||||
static void eth0_config_func(void)
|
#define ETH_MCUX_GENERATE_MAC_UNIQUE(n) \
|
||||||
{
|
static void generate_eth##n##_mac(uint8_t *mac_addr) \
|
||||||
#if DT_INST_IRQ_HAS_NAME(0, rx)
|
{ \
|
||||||
IRQ_CONNECT(DT_INST_IRQ_BY_NAME(0, rx, irq),
|
uint32_t id = ETH_MCUX_UNIQUE_ID; \
|
||||||
DT_INST_IRQ_BY_NAME(0, rx, priority),
|
\
|
||||||
eth_mcux_rx_isr,
|
mac_addr[0] = FREESCALE_OUI_B0; \
|
||||||
DEVICE_GET(eth_mcux_0),
|
mac_addr[0] |= 0x02; /* force LAA bit */ \
|
||||||
0);
|
mac_addr[1] = FREESCALE_OUI_B1; \
|
||||||
irq_enable(DT_INST_IRQ_BY_NAME(0, rx, irq));
|
mac_addr[2] = FREESCALE_OUI_B2; \
|
||||||
#endif
|
mac_addr[3] = id >> 8; \
|
||||||
|
mac_addr[4] = id >> 16; \
|
||||||
|
mac_addr[5] = id >> 0; \
|
||||||
|
mac_addr[5] += n; \
|
||||||
|
}
|
||||||
|
|
||||||
#if DT_INST_IRQ_HAS_NAME(0, tx)
|
#define ETH_MCUX_GENERATE_MAC(n) \
|
||||||
IRQ_CONNECT(DT_INST_IRQ_BY_NAME(0, tx, irq),
|
COND_CODE_1(DT_INST_PROP(n, zephyr_random_mac_address), \
|
||||||
DT_INST_IRQ_BY_NAME(0, tx, priority),
|
(ETH_MCUX_GENERATE_MAC_RANDOM(n)), \
|
||||||
eth_mcux_tx_isr,
|
(ETH_MCUX_GENERATE_MAC_UNIQUE(n)))
|
||||||
DEVICE_GET(eth_mcux_0),
|
|
||||||
0);
|
|
||||||
irq_enable(DT_INST_IRQ_BY_NAME(0, tx, irq));
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#if DT_INST_IRQ_HAS_NAME(0, err_misc)
|
#define ETH_MCUX_MAC_ADDR_LOCAL(n) \
|
||||||
IRQ_CONNECT(DT_INST_IRQ_BY_NAME(0, err_misc, irq),
|
.mac_addr = DT_INST_PROP(n, local_mac_address), \
|
||||||
DT_INST_IRQ_BY_NAME(0, err_misc, priority),
|
|
||||||
eth_mcux_error_isr,
|
|
||||||
DEVICE_GET(eth_mcux_0),
|
|
||||||
0);
|
|
||||||
irq_enable(DT_INST_IRQ_BY_NAME(0, err_misc, irq));
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#if DT_INST_IRQ_HAS_NAME(0, common)
|
|
||||||
IRQ_CONNECT(DT_INST_IRQ_BY_NAME(0, common, irq),
|
|
||||||
DT_INST_IRQ_BY_NAME(0, common, priority),
|
|
||||||
eth_mcux_dispacher_isr,
|
|
||||||
DEVICE_GET(eth_mcux_0),
|
|
||||||
0);
|
|
||||||
irq_enable(DT_INST_IRQ_BY_NAME(0, common, irq));
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#if defined(CONFIG_PTP_CLOCK_MCUX)
|
|
||||||
#if DT_NODE_HAS_STATUS(PTP_INST_NODEID(0), okay)
|
|
||||||
IRQ_CONNECT(DT_IRQ_BY_NAME(PTP_INST_NODEID(0), ieee1588_tmr, irq),
|
|
||||||
DT_IRQ_BY_NAME(PTP_INST_NODEID(0), ieee1588_tmr, priority),
|
|
||||||
eth_mcux_ptp_isr,
|
|
||||||
DEVICE_GET(eth_mcux_0),
|
|
||||||
0);
|
|
||||||
irq_enable(DT_IRQ_BY_NAME(PTP_INST_NODEID(0), ieee1588_tmr, irq));
|
|
||||||
#endif
|
|
||||||
#endif
|
|
||||||
}
|
|
||||||
#endif /* DT_NODE_HAS_STATUS(DT_DRV_INST(0), okay) */
|
|
||||||
|
|
||||||
#if DT_NODE_HAS_STATUS(DT_DRV_INST(1), okay)
|
|
||||||
|
|
||||||
#if DT_INST_PROP(1, zephyr_random_mac_address) && \
|
|
||||||
NODE_HAS_VALID_MAC_ADDR(DT_DRV_INST(1))
|
|
||||||
#error Conflict between 'local-mac-address' and 'zephyr,random-mac-address'
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#if !NODE_HAS_VALID_MAC_ADDR(DT_DRV_INST(1))
|
|
||||||
static void generate_eth1_mac(uint8_t *mac_addr)
|
|
||||||
{
|
|
||||||
#if DT_INST_PROP(1, zephyr_random_mac_address)
|
|
||||||
gen_random_mac(mac_addr,
|
|
||||||
FREESCALE_OUI_B0, FREESCALE_OUI_B1, FREESCALE_OUI_B2);
|
|
||||||
#else
|
|
||||||
/* Generate_unique_mac */
|
|
||||||
mac_addr[0] = FREESCALE_OUI_B0;
|
|
||||||
mac_addr[1] = FREESCALE_OUI_B1;
|
|
||||||
mac_addr[2] = FREESCALE_OUI_B2;
|
|
||||||
/* Trivially "hash" up to 128 bits of MCU unique identifier */
|
|
||||||
#if defined(CONFIG_SOC_SERIES_IMX_RT)
|
|
||||||
uint32_t id = OCOTP->CFG1 ^ OCOTP->CFG2;
|
|
||||||
#elif defined(CONFIG_SOC_SERIES_KINETIS_K6X)
|
|
||||||
uint32_t id = SIM->UIDH ^ SIM->UIDMH ^ SIM->UIDML ^ SIM->UIDL;
|
|
||||||
#else
|
|
||||||
#error "Unsupported SOC"
|
|
||||||
#endif
|
|
||||||
mac_addr[0] |= 0x02; /* force LAA bit */
|
|
||||||
|
|
||||||
mac_addr[3] = id >> 8;
|
|
||||||
mac_addr[4] = id >> 16;
|
|
||||||
mac_addr[5] = id >> 0;
|
|
||||||
|
|
||||||
mac_addr[5] += 1;
|
|
||||||
#endif /* zephyr_random_mac_address */
|
|
||||||
}
|
|
||||||
#endif
|
|
||||||
|
|
||||||
static void eth1_config_func(void);
|
|
||||||
|
|
||||||
static struct eth_context eth1_context = {
|
|
||||||
.base = (ENET_Type *)DT_INST_REG_ADDR(1),
|
|
||||||
#if defined(CONFIG_NET_POWER_MANAGEMENT)
|
|
||||||
.clock_name = DT_INST_CLOCKS_LABEL(1),
|
|
||||||
#endif
|
|
||||||
.config_func = eth1_config_func,
|
|
||||||
.phy_addr = 0U,
|
|
||||||
.phy_duplex = kPHY_FullDuplex,
|
|
||||||
.phy_speed = kPHY_Speed100M,
|
|
||||||
#if NODE_HAS_VALID_MAC_ADDR(DT_DRV_INST(1))
|
|
||||||
.mac_addr = DT_INST_PROP(1, local_mac_address),
|
|
||||||
.generate_mac = NULL,
|
.generate_mac = NULL,
|
||||||
#else
|
|
||||||
.generate_mac = generate_eth1_mac,
|
|
||||||
#endif
|
|
||||||
};
|
|
||||||
|
|
||||||
#if defined(CONFIG_HAS_MCUX_CACHE)
|
#define ETH_MCUX_MAC_ADDR_GENERATE(n) \
|
||||||
static __nocache enet_rx_bd_struct_t __aligned(ENET_BUFF_ALIGNMENT)
|
.mac_addr = {0}, \
|
||||||
eth1_rx_buffer_desc[CONFIG_ETH_MCUX_RX_BUFFERS];
|
.generate_mac = generate_eth##n##_mac,
|
||||||
static __nocache enet_tx_bd_struct_t __aligned(ENET_BUFF_ALIGNMENT)
|
|
||||||
eth1_tx_buffer_desc[CONFIG_ETH_MCUX_TX_BUFFERS];
|
|
||||||
#else
|
|
||||||
static enet_rx_bd_struct_t __aligned(ENET_BUFF_ALIGNMENT)
|
|
||||||
eth1_rx_buffer_desc[CONFIG_ETH_MCUX_RX_BUFFERS];
|
|
||||||
|
|
||||||
static enet_tx_bd_struct_t __aligned(ENET_BUFF_ALIGNMENT)
|
#define ETH_MCUX_MAC_ADDR(n) \
|
||||||
eth1_tx_buffer_desc[CONFIG_ETH_MCUX_TX_BUFFERS];
|
COND_CODE_1(NODE_HAS_VALID_MAC_ADDR(DT_DRV_INST(n)), \
|
||||||
#endif
|
(ETH_MCUX_MAC_ADDR_LOCAL(n)), \
|
||||||
|
(ETH_MCUX_MAC_ADDR_GENERATE(n)))
|
||||||
|
|
||||||
static uint8_t __aligned(ENET_BUFF_ALIGNMENT)
|
#define ETH_MCUX_POWER_INIT(n) \
|
||||||
eth1_rx_buffer[CONFIG_ETH_MCUX_RX_BUFFERS][ETH_MCUX_BUFFER_SIZE];
|
.clock_name = DT_INST_CLOCKS_LABEL(n), \
|
||||||
|
|
||||||
static uint8_t __aligned(ENET_BUFF_ALIGNMENT)
|
#define ETH_MCUX_POWER(n) \
|
||||||
eth1_tx_buffer[CONFIG_ETH_MCUX_TX_BUFFERS][ETH_MCUX_BUFFER_SIZE];
|
COND_CODE_1(CONFIG_NET_POWER_MANAGEMENT, \
|
||||||
|
(ETH_MCUX_POWER_INIT(n)), \
|
||||||
|
(ETH_MCUX_NONE))
|
||||||
|
|
||||||
#if defined(CONFIG_PTP_CLOCK_MCUX)
|
#define ETH_MCUX_INIT(n) \
|
||||||
/*
|
ETH_MCUX_GENERATE_MAC(n) \
|
||||||
* Array to get transmit frame information on completion of frame transmit.
|
\
|
||||||
* This will hold the transmit timestamp.
|
static void eth##n##_config_func(void); \
|
||||||
*/
|
\
|
||||||
static enet_frame_info_t eth1_tx_frameinfo_array[CONFIG_ETH_MCUX_TX_BUFFERS];
|
static struct eth_context eth##n##_context = { \
|
||||||
#endif
|
.base = (ENET_Type *)DT_INST_REG_ADDR(n), \
|
||||||
|
.config_func = eth##n##_config_func, \
|
||||||
|
.phy_addr = 0U, \
|
||||||
|
.phy_duplex = kPHY_FullDuplex, \
|
||||||
|
.phy_speed = kPHY_Speed100M, \
|
||||||
|
ETH_MCUX_MAC_ADDR(n) \
|
||||||
|
ETH_MCUX_POWER(n) \
|
||||||
|
}; \
|
||||||
|
\
|
||||||
|
static NOCACHE __aligned(ENET_BUFF_ALIGNMENT) \
|
||||||
|
enet_rx_bd_struct_t \
|
||||||
|
eth##n##_rx_buffer_desc[CONFIG_ETH_MCUX_RX_BUFFERS]; \
|
||||||
|
\
|
||||||
|
static NOCACHE __aligned(ENET_BUFF_ALIGNMENT) \
|
||||||
|
enet_tx_bd_struct_t \
|
||||||
|
eth##n##_tx_buffer_desc[CONFIG_ETH_MCUX_TX_BUFFERS]; \
|
||||||
|
\
|
||||||
|
static uint8_t __aligned(ENET_BUFF_ALIGNMENT) \
|
||||||
|
eth##n##_rx_buffer[CONFIG_ETH_MCUX_RX_BUFFERS] \
|
||||||
|
[ETH_MCUX_BUFFER_SIZE]; \
|
||||||
|
\
|
||||||
|
static uint8_t __aligned(ENET_BUFF_ALIGNMENT) \
|
||||||
|
eth##n##_tx_buffer[CONFIG_ETH_MCUX_TX_BUFFERS] \
|
||||||
|
[ETH_MCUX_BUFFER_SIZE]; \
|
||||||
|
\
|
||||||
|
ETH_MCUX_PTP_FRAMEINFO_ARRAY(n) \
|
||||||
|
\
|
||||||
|
static const enet_buffer_config_t eth##n##_buffer_config = { \
|
||||||
|
.rxBdNumber = CONFIG_ETH_MCUX_RX_BUFFERS, \
|
||||||
|
.txBdNumber = CONFIG_ETH_MCUX_TX_BUFFERS, \
|
||||||
|
.rxBuffSizeAlign = ETH_MCUX_BUFFER_SIZE, \
|
||||||
|
.txBuffSizeAlign = ETH_MCUX_BUFFER_SIZE, \
|
||||||
|
.rxBdStartAddrAlign = eth##n##_rx_buffer_desc, \
|
||||||
|
.txBdStartAddrAlign = eth##n##_tx_buffer_desc, \
|
||||||
|
.rxBufferAlign = eth##n##_rx_buffer[0], \
|
||||||
|
.txBufferAlign = eth##n##_tx_buffer[0], \
|
||||||
|
.rxMaintainEnable = true, \
|
||||||
|
.txMaintainEnable = true, \
|
||||||
|
ETH_MCUX_PTP_FRAMEINFO(n) \
|
||||||
|
}; \
|
||||||
|
\
|
||||||
|
ETH_NET_DEVICE_INIT(eth_mcux_##n, \
|
||||||
|
DT_INST_LABEL(n), \
|
||||||
|
eth_init, \
|
||||||
|
ETH_MCUX_PM_FUNC, \
|
||||||
|
ð##n##_context, \
|
||||||
|
ð##n##_buffer_config, \
|
||||||
|
CONFIG_ETH_INIT_PRIORITY, \
|
||||||
|
&api_funcs, \
|
||||||
|
NET_ETH_MTU); \
|
||||||
|
\
|
||||||
|
static void eth##n##_config_func(void) \
|
||||||
|
{ \
|
||||||
|
ETH_MCUX_IRQ(n, rx); \
|
||||||
|
ETH_MCUX_IRQ(n, tx); \
|
||||||
|
ETH_MCUX_IRQ(n, err); \
|
||||||
|
ETH_MCUX_IRQ(n, common); \
|
||||||
|
ETH_MCUX_IRQ_PTP(n); \
|
||||||
|
} \
|
||||||
|
|
||||||
static const enet_buffer_config_t eth1_buffer_config = {
|
DT_INST_FOREACH_STATUS_OKAY(ETH_MCUX_INIT)
|
||||||
.rxBdNumber = CONFIG_ETH_MCUX_RX_BUFFERS,
|
|
||||||
.txBdNumber = CONFIG_ETH_MCUX_TX_BUFFERS,
|
|
||||||
.rxBuffSizeAlign = ETH_MCUX_BUFFER_SIZE,
|
|
||||||
.txBuffSizeAlign = ETH_MCUX_BUFFER_SIZE,
|
|
||||||
.rxBdStartAddrAlign = eth1_rx_buffer_desc,
|
|
||||||
.txBdStartAddrAlign = eth1_tx_buffer_desc,
|
|
||||||
.rxBufferAlign = eth1_rx_buffer[0],
|
|
||||||
.txBufferAlign = eth1_tx_buffer[0],
|
|
||||||
.rxMaintainEnable = true,
|
|
||||||
.txMaintainEnable = true,
|
|
||||||
#if defined(CONFIG_PTP_CLOCK_MCUX)
|
|
||||||
.txFrameInfo = eth1_tx_frameinfo_array,
|
|
||||||
#else
|
|
||||||
.txFrameInfo = NULL,
|
|
||||||
#endif
|
|
||||||
};
|
|
||||||
|
|
||||||
ETH_NET_DEVICE_INIT(eth_mcux_1,
|
|
||||||
DT_INST_LABEL(1),
|
|
||||||
eth_init,
|
|
||||||
ETH_MCUX_PM_FUNC,
|
|
||||||
ð1_context,
|
|
||||||
ð1_buffer_config,
|
|
||||||
CONFIG_ETH_INIT_PRIORITY,
|
|
||||||
&api_funcs,
|
|
||||||
NET_ETH_MTU);
|
|
||||||
|
|
||||||
static void eth1_config_func(void)
|
|
||||||
{
|
|
||||||
#if DT_INST_IRQ_HAS_NAME(1, rx)
|
|
||||||
IRQ_CONNECT(DT_INST_IRQ_BY_NAME(1, rx, irq),
|
|
||||||
DT_INST_IRQ_BY_NAME(1, rx, priority),
|
|
||||||
eth_mcux_rx_isr,
|
|
||||||
DEVICE_GET(eth_mcux_1),
|
|
||||||
0);
|
|
||||||
irq_enable(DT_INST_IRQ_BY_NAME(1, rx, irq));
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#if DT_INST_IRQ_HAS_NAME(1, tx)
|
|
||||||
IRQ_CONNECT(DT_INST_IRQ_BY_NAME(1, tx, irq),
|
|
||||||
DT_INST_IRQ_BY_NAME(1, tx, priority),
|
|
||||||
eth_mcux_tx_isr,
|
|
||||||
DEVICE_GET(eth_mcux_1),
|
|
||||||
0);
|
|
||||||
irq_enable(DT_INST_IRQ_BY_NAME(1, tx, irq));
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#if DT_INST_IRQ_HAS_NAME(1, err_misc)
|
|
||||||
IRQ_CONNECT(DT_INST_IRQ_BY_NAME(1, err_misc, irq),
|
|
||||||
DT_INST_IRQ_BY_NAME(1, err_misc, priority),
|
|
||||||
eth_mcux_error_isr,
|
|
||||||
DEVICE_GET(eth_mcux_1),
|
|
||||||
0);
|
|
||||||
irq_enable(DT_INST_IRQ_BY_NAME(1, err_misc, irq));
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#if DT_INST_IRQ_HAS_NAME(1, common)
|
|
||||||
IRQ_CONNECT(DT_INST_IRQ_BY_NAME(1, common, irq),
|
|
||||||
DT_INST_IRQ_BY_NAME(1, common, priority),
|
|
||||||
eth_mcux_dispacher_isr,
|
|
||||||
DEVICE_GET(eth_mcux_1),
|
|
||||||
0);
|
|
||||||
irq_enable(DT_INST_IRQ_BY_NAME(1, common, irq));
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#if defined(CONFIG_PTP_CLOCK_MCUX)
|
|
||||||
#if DT_NODE_HAS_STATUS(PTP_INST_NODEID(1), okay)
|
|
||||||
IRQ_CONNECT(DT_IRQ_BY_NAME(PTP_INST_NODEID(1), ieee1588_tmr, irq),
|
|
||||||
DT_IRQ_BY_NAME(PTP_INST_NODEID(1), ieee1588_tmr, priority),
|
|
||||||
eth_mcux_ptp_isr,
|
|
||||||
DEVICE_GET(eth_mcux_1),
|
|
||||||
0);
|
|
||||||
irq_enable(DT_IRQ_BY_NAME(PTP_INST_NODEID(1), ieee1588_tmr, irq));
|
|
||||||
#endif
|
|
||||||
#endif
|
|
||||||
}
|
|
||||||
#endif /* DT_NODE_HAS_STATUS(DT_DRV_INST(1), okay) */
|
|
||||||
|
|
||||||
#if defined(CONFIG_PTP_CLOCK_MCUX)
|
#if defined(CONFIG_PTP_CLOCK_MCUX)
|
||||||
struct ptp_context {
|
struct ptp_context {
|
||||||
|
|
|
||||||
|
|
@ -476,7 +476,7 @@
|
||||||
compatible = "nxp,kinetis-ethernet";
|
compatible = "nxp,kinetis-ethernet";
|
||||||
reg = <0x400c0000 0x620>;
|
reg = <0x400c0000 0x620>;
|
||||||
interrupts = <83 0>, <84 0>, <85 0>;
|
interrupts = <83 0>, <84 0>, <85 0>;
|
||||||
interrupt-names = "TX", "RX", "ERR_MISC";
|
interrupt-names = "TX", "RX", "ERR";
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
label = "ETH_0";
|
label = "ETH_0";
|
||||||
clocks = <&sim KINETIS_SIM_CORESYS_CLK 0 0>;
|
clocks = <&sim KINETIS_SIM_CORESYS_CLK 0 0>;
|
||||||
|
|
|
||||||
Loading…
Add table
Add a link
Reference in a new issue