michaelh/zephyr
1
0
Fork 0
Code Releases Activity

drivers: i2s_mcux_sai: control MCLK direction with DT property

Browse source 
For the SAI peripheral, the MCLK signal input/output direction is
independent from the TX or RX bit clocks directions (TCR2[BCD] and
RCR2[BCD]). Introduces mclk-output property.

Signed-off-by: Derek Snell <derek.snell@nxp.com>
This commit is contained in:
Derek Snell 2025-04-14 18:29:04 -04:00 • committed by Benjamin Cabé
commit 331e0cef3f
3 changed files with 14 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

8
drivers/i2s/i2s_mcux_sai.c
View file

@ -1,5 +1,5 @@
/* /*
* Copyright 2021,2023-2024 NXP Semiconductor INC. * Copyright 2021,2023-2025 NXP Semiconductor INC.
* All rights reserved. * All rights reserved.
* *
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
@ -97,6 +97,7 @@ struct i2s_mcux_config {
uint32_t mclk_control_base; uint32_t mclk_control_base;
uint32_t mclk_pin_mask; uint32_t mclk_pin_mask;
uint32_t mclk_pin_offset; uint32_t mclk_pin_offset;
bool mclk_output;
uint32_t tx_channel; uint32_t tx_channel;
clock_control_subsys_t clk_sub_sys; clock_control_subsys_t clk_sub_sys;
const struct device *ccm_dev; const struct device *ccm_dev;
@ -487,9 +488,7 @@ static int i2s_mcux_config(const struct device *dev, enum i2s_dir dir,
memset(&config, 0, sizeof(config)); memset(&config, 0, sizeof(config));
const bool is_mclk_slave = i2s_cfg->options & I2S_OPT_BIT_CLK_SLAVE; enable_mclk_direction(dev, dev_cfg->mclk_output);
enable_mclk_direction(dev, !is_mclk_slave);
get_mclk_rate(dev, &mclk); get_mclk_rate(dev, &mclk);
LOG_DBG("mclk is %d", mclk); LOG_DBG("mclk is %d", mclk);
@ -1185,6 +1184,7 @@ static DEVICE_API(i2s, i2s_mcux_driver_api) = {
.mclk_control_base = DT_REG_ADDR(DT_PHANDLE(DT_DRV_INST(i2s_id), pinmuxes)), \ .mclk_control_base = DT_REG_ADDR(DT_PHANDLE(DT_DRV_INST(i2s_id), pinmuxes)), \
.mclk_pin_mask = DT_PHA_BY_IDX(DT_DRV_INST(i2s_id), pinmuxes, 0, mask), \ .mclk_pin_mask = DT_PHA_BY_IDX(DT_DRV_INST(i2s_id), pinmuxes, 0, mask), \
.mclk_pin_offset = DT_PHA_BY_IDX(DT_DRV_INST(i2s_id), pinmuxes, 0, offset), \ .mclk_pin_offset = DT_PHA_BY_IDX(DT_DRV_INST(i2s_id), pinmuxes, 0, offset), \
.mclk_output = DT_INST_PROP_OR(i2s_id, mclk_output, 0), \
.clk_sub_sys = \ .clk_sub_sys = \
(clock_control_subsys_t)DT_INST_CLOCKS_CELL_BY_IDX(i2s_id, 0, name), \ (clock_control_subsys_t)DT_INST_CLOCKS_CELL_BY_IDX(i2s_id, 0, name), \
.ccm_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(i2s_id)), \ .ccm_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(i2s_id)), \

7
dts/bindings/i2s/nxp,mcux-i2s.yaml
View file

@ -1,4 +1,4 @@
# Copyright 2021,2023-2024 NXP # Copyright 2021,2023-2025 NXP
# SPDX-License-Identifier: Apache-2.0 # SPDX-License-Identifier: Apache-2.0
description: NXP mcux SAI-I2S controller description: NXP mcux SAI-I2S controller
@ -65,6 +65,11 @@ properties:
type: int type: int
description: Clock mux source for SAI root clock description: Clock mux source for SAI root clock
mclk-output:
type: boolean
description: |
Set if MCLK signal is an output. Hardware default sets MCLK signal as input.
pinmux-cells: pinmux-cells:
- offset - offset
- mask - mask

4
tests/drivers/i2s/i2s_speed/boards/frdm_mcxn947_mcxn947_cpu0.overlay
View file

@ -9,3 +9,7 @@
i2s-node1 = &sai0; i2s-node1 = &sai0;
}; };
}; };
&sai0 {
mclk-output;
};