x86: use BIT() macros for cr0/cr4 bits
Easier to establish correspondence with the technical manuals. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
This commit is contained in:
parent
592ecf07c7
commit
3256e9e00b
1 changed files with 5 additions and 4 deletions
|
@ -48,10 +48,11 @@
|
|||
* Control register definitions.
|
||||
*/
|
||||
|
||||
#define CR0_PG 0x80000000 /* enable paging */
|
||||
#define CR0_WP 0x00010000 /* honor W bit even when supervisor */
|
||||
#define CR4_PAE 0x00000020 /* enable PAE */
|
||||
#define CR4_OSFXSR 0x00000200 /* enable SSE (OS FXSAVE/RSTOR) */
|
||||
#define CR0_PG BIT(31) /* enable paging */
|
||||
#define CR0_WP BIT(16) /* honor W bit even when supervisor */
|
||||
|
||||
#define CR4_PAE BIT(5) /* enable PAE */
|
||||
#define CR4_OSFXSR BIT(9) /* enable SSE (OS FXSAVE/RSTOR) */
|
||||
|
||||
#ifdef CONFIG_X86_64
|
||||
#include <intel64/kernel_arch_data.h>
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue