drivers: pinctrl: Add support for RZ/T2M
This is the initial commit to support pinctrl driver for Renesas RZ/T2M Corrected space in the comment. Signed-off-by: Hieu Nguyen <hieu.nguyen.ym@bp.renesas.com> Signed-off-by: Nhut Nguyen <nhut.nguyen.kc@renesas.com> Signed-off-by: Binh Nguyen <binh.nguyen.xw@renesas.com>
This commit is contained in:
parent
df630d6159
commit
303376a76b
8 changed files with 48 additions and 5 deletions
23
boards/renesas/rzt2m_rsk/rzt2m_rsk-pinctrl.dtsi
Normal file
23
boards/renesas/rzt2m_rsk/rzt2m_rsk-pinctrl.dtsi
Normal file
|
@ -0,0 +1,23 @@
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2025 Renesas Electronics Corporation
|
||||||
|
* SPDX-License-Identifier: Apache-2.0
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <zephyr/dt-bindings/gpio/gpio.h>
|
||||||
|
#include <zephyr/dt-bindings/pinctrl/renesas/pinctrl-rzt-common.h>
|
||||||
|
|
||||||
|
&pinctrl {
|
||||||
|
/omit-if-no-ref/ sci0_default: sci0_default {
|
||||||
|
sci0-pinmux {
|
||||||
|
pinmux = <RZT_PINMUX(PORT_16, 5, 1)>, /* TXD */
|
||||||
|
<RZT_PINMUX(PORT_16, 6, 2)>; /* RXD */
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
/omit-if-no-ref/ irq2_default: irq2_default{
|
||||||
|
irq2-pinmux{
|
||||||
|
pinmux = <RZT_PINMUX(PORT_10, 5, 0)>;
|
||||||
|
input-enable;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
|
@ -94,5 +94,10 @@
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
pinctrl: pinctrl@800a0000 {
|
||||||
|
compatible = "renesas,rzt-pinctrl";
|
||||||
|
reg = <0x800a0000 0x1000 0x81030c00 0x1000>;
|
||||||
|
};
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
|
@ -2,7 +2,9 @@
|
||||||
# SPDX-License-Identifier: Apache-2.0
|
# SPDX-License-Identifier: Apache-2.0
|
||||||
|
|
||||||
description: |
|
description: |
|
||||||
The Renesas RZ/T2L pin controller is a node responsible for controlling
|
Renesas RZ/T pin controller
|
||||||
|
|
||||||
|
The Renesas RZ/T pin controller is a node responsible for controlling
|
||||||
pin function selection and pin properties, such as routing the TX and RX of UART0
|
pin function selection and pin properties, such as routing the TX and RX of UART0
|
||||||
to pin 5 and pin 6 of port 16.
|
to pin 5 and pin 6 of port 16.
|
||||||
|
|
||||||
|
|
13
soc/renesas/rz/rzt2m/pinctrl_soc.h
Normal file
13
soc/renesas/rz/rzt2m/pinctrl_soc.h
Normal file
|
@ -0,0 +1,13 @@
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2023 Antmicro <www.antmicro.com>
|
||||||
|
* Copyright (c) 2025 Renesas Electronics Corporation
|
||||||
|
*
|
||||||
|
* SPDX-License-Identifier: Apache-2.0
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef ZEPHYR_SOC_RENESAS_RZ_RZT2M_PINCTRL_SOC_H_
|
||||||
|
#define ZEPHYR_SOC_RENESAS_RZ_RZT2M_PINCTRL_SOC_H_
|
||||||
|
|
||||||
|
#include <pinctrl_rzt.h>
|
||||||
|
|
||||||
|
#endif /* ZEPHYR_SOC_RENESAS_RZ_RZT2M_PINCTRL_SOC_H_ */
|
Loading…
Add table
Add a link
Reference in a new issue