boards: PHYTEC: phyboard_pollux: remove mimx8mp prefix
For easier recognition PHYTEC boards have been prefixed with the SoC name. As the new hardware model includes the SoC and cpu, this prefixing is not needed anymore. All PHYTEC eval boards have an individual and unique name and can be found easily via this name. Signed-off-by: Jonas Remmert <j.remmert@phytec.de>
This commit is contained in:
parent
00c5ff77f1
commit
2ec5fb4a4b
14 changed files with 34 additions and 28 deletions
|
@ -386,7 +386,7 @@ set(mimx8mp_evk_itcm_DEPRECATED
|
|||
imx8mp_evk/mimx8ml8/m7
|
||||
)
|
||||
set(mimx8mp_phyboard_pollux_DEPRECATED
|
||||
mimx8mp_phyboard_pollux/mimx8ml8/m7
|
||||
phyboard_pollux/mimx8ml8/m7
|
||||
)
|
||||
set(mimx8mq_evk_cm4_DEPRECATED
|
||||
imx8mq_evk/mimx8mq6/m4
|
||||
|
@ -910,3 +910,6 @@ set(xiao_esp32s3_DEPRECATED
|
|||
set(yd_esp32_DEPRECATED
|
||||
yd_esp32/esp32/procpu
|
||||
)
|
||||
set(mimx8mp_phyboard_pollux/mimx8ml8/m7_DEPRECATED
|
||||
phyboard_pollux/mimx8ml8/m7
|
||||
)
|
||||
|
|
|
@ -1,6 +0,0 @@
|
|||
board:
|
||||
name: mimx8mp_phyboard_pollux
|
||||
full_name: PhyBOARD Pollux (NXP i.MX8M Plus)
|
||||
vendor: phytec
|
||||
socs:
|
||||
- name: mimx8ml8
|
|
@ -1,6 +1,6 @@
|
|||
# Copyright (c) 2022 PHYTEC Messtechnik GmbH
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
config BOARD_MIMX8MP_PHYBOARD_POLLUX
|
||||
select SOC_MIMX8ML8_M7 if BOARD_MIMX8MP_PHYBOARD_POLLUX_MIMX8ML8_M7
|
||||
config BOARD_PHYBOARD_POLLUX
|
||||
select SOC_MIMX8ML8_M7 if BOARD_PHYBOARD_POLLUX_MIMX8ML8_M7
|
||||
select SOC_PART_NUMBER_MIMX8ML8DVNLZ
|
6
boards/phytec/phyboard_pollux/board.yml
Normal file
6
boards/phytec/phyboard_pollux/board.yml
Normal file
|
@ -0,0 +1,6 @@
|
|||
board:
|
||||
name: phyboard_pollux
|
||||
full_name: phyBOARD-Pollux i.MX8M Plus
|
||||
vendor: phytec
|
||||
socs:
|
||||
- name: mimx8ml8
|
Before Width: | Height: | Size: 68 KiB After Width: | Height: | Size: 68 KiB |
Before Width: | Height: | Size: 100 KiB After Width: | Height: | Size: 100 KiB |
|
@ -1,14 +1,14 @@
|
|||
.. _mimx8mp_phyboard_pollux:
|
||||
.. _phyboard_pollux:
|
||||
|
||||
PhyBOARD Pollux (NXP i.MX8M Plus)
|
||||
#################################
|
||||
phyBOARD-Pollux i.MX8M Plus
|
||||
###########################
|
||||
|
||||
Overview
|
||||
********
|
||||
|
||||
The PhyBOARD Pollux is based upon the PhyCore-i.MX8M Plus SOM which is based on
|
||||
The phyBOARD-Pollux is based upon the phyCORE-i.MX8M Plus SOM which is based on
|
||||
the NXP i.MX8M Plus SoC. The SoC includes four Coretex-A53 cores and one
|
||||
Coretex-M7 core for real time applications like Zephyr. The PhyBOARD Pollux
|
||||
Coretex-M7 core for real time applications like Zephyr. The phyBOARD-Pollux
|
||||
can be used for various applications like SmartHomes, Industry 4.0, IoT etc.
|
||||
It features a lots of interfaces and computing capacity. It can be used as
|
||||
a reference, to develop or in the final product too.
|
||||
|
@ -33,7 +33,7 @@ Board features:
|
|||
- MMX/SD/SDIO: microSD slot
|
||||
- Display: LVDS(1x4 or 1x8), MIPI DSI(1x4), HDMI
|
||||
- Audio: SAI
|
||||
- Camera: 2x MIPI CSI-2 (PhyCAM-M)
|
||||
- Camera: 2x MIPI CSI-2 (phyCAM-M)
|
||||
- Expansion Bus: I2C, SPI, SDIO, UART, USB
|
||||
- JTAG: via PEB-EVAL-01
|
||||
- LEDs:
|
||||
|
@ -45,14 +45,14 @@ Board features:
|
|||
:width: 720px
|
||||
:align: center
|
||||
:height: 405px
|
||||
:alt: PhyBOARD Pollux
|
||||
:alt: phyBOARD-Pollux
|
||||
|
||||
More information about the board can be found at the `PHYTEC website`_.
|
||||
|
||||
Supported Features
|
||||
==================
|
||||
|
||||
The Zephyr mimx8mp_phyboard_polis board configuration supports the following hardware
|
||||
The Zephyr phyboard_polis board configuration supports the following hardware
|
||||
features:
|
||||
|
||||
+-----------+------------+------------------------------------+
|
||||
|
@ -74,7 +74,7 @@ features:
|
|||
+-----------+------------+------------------------------------+
|
||||
|
||||
The default configuration can be found in the defconfig file:
|
||||
:zephyr_file:`boards/phytec/mimx8mp_phyboard_pollux/mimx8mp_phyboard_pollux_mimx8ml8_m7_defconfig`.
|
||||
:zephyr_file:`boards/phytec/phyboard_pollux/phyboard_pollux_mimx8ml8_m7_defconfig`.
|
||||
|
||||
It's recommended to disable peripherals used by the M7-Core on the host running
|
||||
on the Linux host. Other hardware features are not currently supported with
|
||||
|
@ -107,7 +107,7 @@ GPIO
|
|||
|
||||
The pinmuxing for the GPIOs is the standard pinmuxing of the mimx8mp devicetree
|
||||
created by NXP and can be found at
|
||||
:zephyr_file:`dts/arm/nxp/nxp_imx8ml_m7.dtsi`. The Pinout of the PhyBOARD Polis
|
||||
:zephyr_file:`dts/arm/nxp/nxp_imx8ml_m7.dtsi`. The Pinout of the phyBOARD-Polis
|
||||
can be found at the `PHYTEC website`_.
|
||||
|
||||
Programming and Debugging
|
||||
|
@ -198,7 +198,7 @@ Connect to the console via your favorite terminal program. For example:
|
|||
Flashing and Debugging via JTAG
|
||||
===============================
|
||||
|
||||
The PhyBOARD-Pollux can be debugged using a JTAG or SWD debug adapter. A Segger
|
||||
The phyBOARD-Pollux can be debugged using a JTAG or SWD debug adapter. A Segger
|
||||
JLink can be connected to the compatible JTAG connector on Phytec's
|
||||
``PEB-EVAL-01`` shield.
|
||||
|
||||
|
@ -219,7 +219,7 @@ Here is an example for the :zephyr:code-sample:`hello_world` application:
|
|||
|
||||
.. zephyr-app-commands::
|
||||
:zephyr-app: samples/hello_world
|
||||
:board: mimx8mp_phyboard_pollux/mimx8ml8/m7
|
||||
:board: phyboard_pollux/mimx8ml8/m7
|
||||
:goals: flash
|
||||
|
||||
The console should now show the output of the application:
|
||||
|
@ -227,13 +227,13 @@ The console should now show the output of the application:
|
|||
.. code-block:: console
|
||||
|
||||
*** Booting Zephyr OS build v3.7.0 ***
|
||||
Hello World! mimx8mp_phyboard_pollux/mimx8ml8/m7
|
||||
Hello World! phyboard_pollux/mimx8ml8/m7
|
||||
|
||||
Starting a debug session is similar to flashing:
|
||||
|
||||
.. zephyr-app-commands::
|
||||
:zephyr-app: samples/hello_world
|
||||
:board: mimx8mp_phyboard_pollux/mimx8ml8/m7
|
||||
:board: phyboard_pollux/mimx8ml8/m7
|
||||
:goals: debug
|
||||
|
||||
Starting the M7-Core from U-Boot and Linux
|
|
@ -7,11 +7,11 @@
|
|||
/dts-v1/;
|
||||
|
||||
#include <nxp/nxp_imx8ml_m7.dtsi>
|
||||
#include "mimx8mp_phyboard_pollux-pinctrl.dtsi"
|
||||
#include "phyboard_pollux-pinctrl.dtsi"
|
||||
|
||||
/ {
|
||||
model = "PhyBOARD Pollux (i.MX8MP)";
|
||||
compatible = "nxp,mimx8mp_phyboard_pollux";
|
||||
model = "phyBOARD-Pollux i.MX8MP";
|
||||
compatible = "nxp,phyboard_pollux";
|
||||
|
||||
chosen {
|
||||
/* TCM */
|
|
@ -4,8 +4,8 @@
|
|||
# SPDX-License-Identifier: Apache-2.0
|
||||
#
|
||||
|
||||
identifier: mimx8mp_phyboard_pollux/mimx8ml8/m7
|
||||
name: PhyBOARD Pollux (i.MX8MP)
|
||||
identifier: phyboard_pollux/mimx8ml8/m7
|
||||
name: phyBOARD-Pollux i.MX8MP
|
||||
type: mcu
|
||||
arch: arm
|
||||
ram: 128
|
|
@ -16,6 +16,7 @@ REDIRECTS = [
|
|||
# zephyr-keep-sorted-start
|
||||
('application/index', 'develop/application/index'),
|
||||
('boards/arduino/uno_r4_minima/doc/index', 'boards/arduino/uno_r4/doc/index'),
|
||||
('boards/phytec/mimx8mp_phyboard_pollux/doc/index', 'boards/phytec/phyboard_pollux/doc/index'),
|
||||
('boards/rak/index', 'boards/rakwireless/index'),
|
||||
('boards/rak/rak11720/doc/index', 'boards/rakwireless/rak11720/doc/index'),
|
||||
('boards/rak/rak4631/doc/index', 'boards/rakwireless/rak4631/doc/index'),
|
||||
|
|
|
@ -160,6 +160,8 @@ Boards & SoC Support
|
|||
* STM32: Deprecated MCO configuration via Kconfig in favour of setting it through devicetree.
|
||||
See ``samples/boards/stm32/mco`` sample.
|
||||
* Removed the ``nrf54l15pdk`` board, use :ref:`nrf54l15dk_nrf54l15` instead.
|
||||
* PHYTEC: ``mimx8mp_phyboard_pollux`` has been renamed to :ref:`phyboard_pollux<phyboard_pollux>`,
|
||||
with the old name marked as deprecated.
|
||||
|
||||
* Added support for the following shields:
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue