arch/x86: Enable i2c through DTS for quark_d2000
And adapt the relevant board accordingly. Signed-off-by: Tomasz Bursztyka <tomasz.bursztyka@linux.intel.com>
This commit is contained in:
parent
f55a295346
commit
2e972bc867
4 changed files with 9 additions and 0 deletions
|
@ -99,6 +99,7 @@ config I2C_QMSI
|
||||||
if I2C_QMSI
|
if I2C_QMSI
|
||||||
config I2C_0
|
config I2C_0
|
||||||
def_bool y
|
def_bool y
|
||||||
|
|
||||||
config I2C_0_IRQ_PRI
|
config I2C_0_IRQ_PRI
|
||||||
default 0
|
default 0
|
||||||
config I2C_0_DEFAULT_CFG
|
config I2C_0_DEFAULT_CFG
|
||||||
|
|
|
@ -9,3 +9,5 @@
|
||||||
#define CONFIG_PHYS_RAM_ADDR CONFIG_SRAM_BASE_ADDRESS
|
#define CONFIG_PHYS_RAM_ADDR CONFIG_SRAM_BASE_ADDRESS
|
||||||
|
|
||||||
#define CONFIG_PHYS_LOAD_ADDR CONFIG_FLASH_BASE_ADDRESS
|
#define CONFIG_PHYS_LOAD_ADDR CONFIG_FLASH_BASE_ADDRESS
|
||||||
|
|
||||||
|
#define CONFIG_I2C_0_NAME INTEL_QMSI_I2C_B0002800_LABEL
|
||||||
|
|
|
@ -3,3 +3,4 @@ config BOARD_QUARK_D2000_CRB
|
||||||
bool "Intel Quark D2000 CRB"
|
bool "Intel Quark D2000 CRB"
|
||||||
depends on SOC_SERIES_QUARK_D2000
|
depends on SOC_SERIES_QUARK_D2000
|
||||||
select HAS_DTS
|
select HAS_DTS
|
||||||
|
select HAS_DTS_I2C
|
||||||
|
|
|
@ -30,3 +30,8 @@
|
||||||
status = "ok";
|
status = "ok";
|
||||||
current-speed = <115200>;
|
current-speed = <115200>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&i2c0 {
|
||||||
|
status = "ok";
|
||||||
|
clock-frequency = <I2C_BITRATE_FAST>;
|
||||||
|
};
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue