soc: nxp: k2x: move clk divider options to device tree
Use kinetis SIM clock divider options set in device tree instead of kconfig Signed-off-by: Mikkel Jakobsen <mikkel.aunsbjerg@prevas.dk>
This commit is contained in:
parent
f0c01561fe
commit
2e9500359f
3 changed files with 38 additions and 33 deletions
|
@ -83,8 +83,35 @@
|
||||||
compatible = "nxp,kinetis-sim";
|
compatible = "nxp,kinetis-sim";
|
||||||
reg = <0x40047000 0x1060>;
|
reg = <0x40047000 0x1060>;
|
||||||
label = "SIM";
|
label = "SIM";
|
||||||
|
|
||||||
#clock-cells = <3>;
|
#clock-cells = <3>;
|
||||||
|
|
||||||
|
core_clk {
|
||||||
|
compatible = "fixed-factor-clock";
|
||||||
|
clocks = <&mcg KINETIS_MCG_OUT_CLK>;
|
||||||
|
clock-div = <1>;
|
||||||
|
#clock-cells = <0>;
|
||||||
|
};
|
||||||
|
|
||||||
|
bus_clk {
|
||||||
|
compatible = "fixed-factor-clock";
|
||||||
|
clocks = <&mcg KINETIS_MCG_OUT_CLK>;
|
||||||
|
clock-div = <2>;
|
||||||
|
#clock-cells = <0>;
|
||||||
|
};
|
||||||
|
|
||||||
|
flexbus_clk {
|
||||||
|
compatible = "fixed-factor-clock";
|
||||||
|
clocks = <&mcg KINETIS_MCG_OUT_CLK>;
|
||||||
|
clock-div = <3>;
|
||||||
|
#clock-cells = <0>;
|
||||||
|
};
|
||||||
|
|
||||||
|
flash_clk {
|
||||||
|
compatible = "fixed-factor-clock";
|
||||||
|
clocks = <&mcg KINETIS_MCG_OUT_CLK>;
|
||||||
|
clock-div = <3>;
|
||||||
|
#clock-cells = <0>;
|
||||||
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
ftfe: flash-controller@40020000 {
|
ftfe: flash-controller@40020000 {
|
||||||
|
|
|
@ -43,32 +43,4 @@ config SOC_PART_NUMBER_KINETIS_K2X
|
||||||
that you should not set directly. The part number selection choice defines
|
that you should not set directly. The part number selection choice defines
|
||||||
the default value for this string.
|
the default value for this string.
|
||||||
|
|
||||||
config K22_CORE_CLOCK_DIVIDER
|
|
||||||
int "Freescale K22 core clock divider"
|
|
||||||
default 1
|
|
||||||
help
|
|
||||||
This option specifies the divide value for the K22 processor core clock
|
|
||||||
from the system clock.
|
|
||||||
|
|
||||||
config K22_BUS_CLOCK_DIVIDER
|
|
||||||
int "Freescale K22 bus clock divider"
|
|
||||||
default 2
|
|
||||||
help
|
|
||||||
This option specifies the divide value for the K22 bus clock from the
|
|
||||||
system clock.
|
|
||||||
|
|
||||||
config K22_FLEXBUS_CLOCK_DIVIDER
|
|
||||||
int "Freescale K22 FlexBus clock divider"
|
|
||||||
default 3
|
|
||||||
help
|
|
||||||
This option specifies the divide value for the K22 FlexBus clock from the
|
|
||||||
system clock.
|
|
||||||
|
|
||||||
config K22_FLASH_CLOCK_DIVIDER
|
|
||||||
int "Freescale K22 flash clock divider"
|
|
||||||
default 3
|
|
||||||
help
|
|
||||||
This option specifies the divide value for the K64 flash clock from the
|
|
||||||
system clock.
|
|
||||||
|
|
||||||
endif # SOC_SERIES_KINETIS_K2X
|
endif # SOC_SERIES_KINETIS_K2X
|
||||||
|
|
|
@ -27,6 +27,12 @@
|
||||||
|
|
||||||
#define TIMESRC_OSCERCLK (2)
|
#define TIMESRC_OSCERCLK (2)
|
||||||
|
|
||||||
|
#define CLOCK_NODEID(clk) \
|
||||||
|
DT_CHILD(DT_INST(0, nxp_kinetis_sim), clk)
|
||||||
|
|
||||||
|
#define CLOCK_DIVIDER(clk) \
|
||||||
|
DT_PROP_OR(CLOCK_NODEID(clk), clock_div, 1) - 1
|
||||||
|
|
||||||
static const osc_config_t oscConfig = {
|
static const osc_config_t oscConfig = {
|
||||||
.freq = CONFIG_OSC_XTAL0_FREQ,
|
.freq = CONFIG_OSC_XTAL0_FREQ,
|
||||||
.capLoad = 0,
|
.capLoad = 0,
|
||||||
|
@ -56,10 +62,10 @@ static const mcg_pll_config_t pll0Config = {
|
||||||
static const sim_clock_config_t simConfig = {
|
static const sim_clock_config_t simConfig = {
|
||||||
.pllFllSel = DT_PROP(DT_INST(0, nxp_kinetis_sim), pllfll_select),
|
.pllFllSel = DT_PROP(DT_INST(0, nxp_kinetis_sim), pllfll_select),
|
||||||
.er32kSrc = DT_PROP(DT_INST(0, nxp_kinetis_sim), er32k_select),
|
.er32kSrc = DT_PROP(DT_INST(0, nxp_kinetis_sim), er32k_select),
|
||||||
.clkdiv1 = SIM_CLKDIV1_OUTDIV1(CONFIG_K22_CORE_CLOCK_DIVIDER - 1) |
|
.clkdiv1 = SIM_CLKDIV1_OUTDIV1(CLOCK_DIVIDER(core_clk)) |
|
||||||
SIM_CLKDIV1_OUTDIV2(CONFIG_K22_BUS_CLOCK_DIVIDER - 1) |
|
SIM_CLKDIV1_OUTDIV2(CLOCK_DIVIDER(bus_clk)) |
|
||||||
SIM_CLKDIV1_OUTDIV3(CONFIG_K22_FLEXBUS_CLOCK_DIVIDER - 1) |
|
SIM_CLKDIV1_OUTDIV3(CLOCK_DIVIDER(flexbus_clk)) |
|
||||||
SIM_CLKDIV1_OUTDIV4(CONFIG_K22_FLASH_CLOCK_DIVIDER - 1),
|
SIM_CLKDIV1_OUTDIV4(CLOCK_DIVIDER(flash_clk)),
|
||||||
};
|
};
|
||||||
|
|
||||||
/**
|
/**
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue