soc: rt11xx: Fix dual core ENET PLL
IMXRT11XX secondary core should not deinit ENET PLL as it could be configured by primary core. Signed-off-by: Anders Bjørn Nedergaard <abn@polytech.com>
This commit is contained in:
parent
282dc966fd
commit
29dc419ad2
1 changed files with 2 additions and 0 deletions
|
@ -264,11 +264,13 @@ static ALWAYS_INLINE void clock_init(void)
|
||||||
#ifdef CONFIG_INIT_ENET_PLL
|
#ifdef CONFIG_INIT_ENET_PLL
|
||||||
CLOCK_InitSysPll1(&sysPll1Config);
|
CLOCK_InitSysPll1(&sysPll1Config);
|
||||||
#else
|
#else
|
||||||
|
#ifndef CONFIG_SECOND_CORE_MCUX
|
||||||
/* Bypass Sys Pll1. */
|
/* Bypass Sys Pll1. */
|
||||||
CLOCK_SetPllBypass(kCLOCK_PllSys1, true);
|
CLOCK_SetPllBypass(kCLOCK_PllSys1, true);
|
||||||
|
|
||||||
/* DeInit Sys Pll1. */
|
/* DeInit Sys Pll1. */
|
||||||
CLOCK_DeinitSysPll1();
|
CLOCK_DeinitSysPll1();
|
||||||
|
#endif
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/* Init Sys Pll2. */
|
/* Init Sys Pll2. */
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue