michaelh/zephyr
1
0
Fork 0
Code Releases Activity

arches: fix arch_new_thread param names

Browse source 
MISRA-C wants the parameter names in a function implementaion
to match the names used by the header prototype.

Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
This commit is contained in:
Andrew Boie 2020-04-23 11:32:08 -07:00 • committed by Anas Nashif
commit 24825c8667
9 changed files with 58 additions and 60 deletions
Download patch file Download diff file Expand all files Collapse all files

12
arch/riscv/core/thread.c
View file

@ -13,8 +13,8 @@ void z_thread_entry_wrapper(k_thread_entry_t thread,
void *arg3);
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
size_t stack_size, k_thread_entry_t thread_func,
void *arg1, void *arg2, void *arg3)
size_t stack_size, k_thread_entry_t entry,
void *p1, void *p2, void *p3)
{
char *stack_memory = Z_THREAD_STACK_BUFFER(stack);
@ -32,10 +32,10 @@ void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
stack_size - sizeof(struct __esf));
/* Setup the initial stack frame */
stack_init->a0 = (ulong_t)thread_func;
stack_init->a1 = (ulong_t)arg1;
stack_init->a2 = (ulong_t)arg2;
stack_init->a3 = (ulong_t)arg3;
stack_init->a0 = (ulong_t)entry;
stack_init->a1 = (ulong_t)p1;
stack_init->a2 = (ulong_t)p2;
stack_init->a3 = (ulong_t)p3;
/*
* Following the RISC-V architecture,
* the MSTATUS register (used to globally enable/disable interrupt),