michaelh/zephyr
1
0
Fork 0
Code Releases Activity

boards: microchip: mec172xmodular_assy6930: Kernel timer logic moved to soc

Browse source 
We moved kernel timer configuration logic to the soc layer.
In addition, removed zephyr library cmake rule causing a build
warning since there are no C source files in the board.

Signed-off-by: Scott Worley <scott.worley@microchip.com>
This commit is contained in:
Scott Worley 2025-04-04 11:43:39 -04:00 • committed by Benjamin Cabé
commit 22e65b67ee
3 changed files with 0 additions and 40 deletions
Download patch file Download diff file Expand all files Collapse all files

2
boards/microchip/mec172xmodular_assy6930/CMakeLists.txt
View file

@ -4,8 +4,6 @@
# SPDX-License-Identifier: Apache-2.0
#
zephyr_library()
#Allow users to pre-specify the tool using '-DMEC172X_SPI_GEN=<path-to-tool>/toolname'
if (NOT DEFINED MEC172X_SPI_GEN)
set(MEC172X_SPI_GEN $ENV{MEC172X_SPI_GEN})

36
boards/microchip/mec172xmodular_assy6930/Kconfig.defconfig
View file

@ -1,36 +0,0 @@
# Copyright (c) 2022 Microchip Technology Inc.
# SPDX-License-Identifier: Apache-2.0
if BOARD_MEC172XMODULAR_ASSY6930
if RTOS_TIMER
# XEC RTOS timer HW frequency is fixed at 32768 Hz.
# The driver requires tickless mode and ticks per second to be 32768 for
# accurate operation.
config SYS_CLOCK_HW_CYCLES_PER_SEC
default 32768
config SYS_CLOCK_TICKS_PER_SEC
default 32768
endif # RTOS_TIMER
if !RTOS_TIMER
# If RTOS timer is not enabled we use ARM Cortex-M
# SYSTICK. SYSTICK frequency is 96 MHz divided down by the MEC172x PCR
# processor clock divider register. We assume PCR processor clock divider
# is set to 1. Refer to SOC_MEC_PROC_CLK_DIV
#
config SYS_CLOCK_HW_CYCLES_PER_SEC
default 96000000
config SYS_CLOCK_TICKS_PER_SEC
default 1000
endif # RTOS_TIMER
endif # BOARD_MEC172XMODULAR_ASSY6930

2
boards/microchip/mec172xmodular_assy6930/mec172xmodular_assy6930_defconfig
View file

@ -4,8 +4,6 @@
# SPDX-License-Identifier: Apache-2.0
#
CONFIG_RTOS_TIMER=y
CONFIG_CLOCK_CONTROL=y
CONFIG_GPIO=y
CONFIG_SERIAL=y