dts/arm/st: Fix SPI1 clock property on F0 series
SPI1 is on APB2 on F0 series. Signed-off-by: Yannis Damigos <giannis.damigos@gmail.com>
This commit is contained in:
parent
ebc5e51ef6
commit
1af5ce40cd
1 changed files with 1 additions and 1 deletions
|
@ -157,7 +157,7 @@
|
||||||
#address-cells = <1>;
|
#address-cells = <1>;
|
||||||
#size-cells = <0>;
|
#size-cells = <0>;
|
||||||
reg = <0x40013000 0x400>;
|
reg = <0x40013000 0x400>;
|
||||||
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00001000>;
|
clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00001000>;
|
||||||
interrupts = <25 3>;
|
interrupts = <25 3>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
label = "SPI_1";
|
label = "SPI_1";
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue