drivers: dma: siwx91x: Bug fix for regular DMA transfers
Addressed an issue where regular/non-scatter-gather DMA transfers were not explicitly using the primary DMA descriptor structure. This ensures a smooth regular DMA transfer after any scatter gather transfer. Signed-off-by: Sai Santhosh Malae <Santhosh.Malae@silabs.com>
This commit is contained in:
parent
a7c06773fe
commit
19e4c56e23
1 changed files with 3 additions and 0 deletions
|
@ -343,6 +343,9 @@ static int siwx91x_direct_chan_config(const struct device *dev, RSI_UDMA_HANDLE_
|
|||
channel_control.dstInc = UDMA_DST_INC_NONE;
|
||||
}
|
||||
|
||||
/* Clear the CHNL_PRI_ALT_CLR to use primary DMA descriptor structure */
|
||||
sys_write32(BIT(channel), (mem_addr_t)&cfg->reg->CHNL_PRI_ALT_CLR);
|
||||
|
||||
status = UDMAx_ChannelConfigure(&udma_resources, (uint8_t)channel,
|
||||
config->head_block->source_address,
|
||||
config->head_block->dest_address,
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue