michaelh/zephyr
1
0
Fork 0
Code Releases Activity

soc: rt11xx: support nxp_enet in soc

Browse source 
Support NXP ENET on RT11xx soc

Signed-off-by: Declan Snyder <declan.snyder@nxp.com>
This commit is contained in:
Declan Snyder 2023-12-05 13:21:26 -06:00 • committed by Carles Cufí
commit 17a99367d2
1 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

6
soc/arm/nxp_imx/rt/soc_rt11xx.c
View file

@ -277,7 +277,7 @@ static ALWAYS_INLINE void clock_init(void)
CLOCK_InitPfd(kCLOCK_PllSys2, kCLOCK_Pfd2, 24); CLOCK_InitPfd(kCLOCK_PllSys2, kCLOCK_Pfd2, 24);
/* Init System Pll2 pfd3. */ /* Init System Pll2 pfd3. */
#ifdef CONFIG_ETH_MCUX #if CONFIG_ETH_MCUX || CONFIG_ETH_NXP_ENET
CLOCK_InitPfd(kCLOCK_PllSys2, kCLOCK_Pfd3, 24); CLOCK_InitPfd(kCLOCK_PllSys2, kCLOCK_Pfd3, 24);
#else #else
CLOCK_InitPfd(kCLOCK_PllSys2, kCLOCK_Pfd3, 32); CLOCK_InitPfd(kCLOCK_PllSys2, kCLOCK_Pfd3, 32);
@ -324,7 +324,7 @@ static ALWAYS_INLINE void clock_init(void)
#endif #endif
/* Configure BUS using SYS_PLL3_CLK */ /* Configure BUS using SYS_PLL3_CLK */
#ifdef CONFIG_ETH_MCUX #if CONFIG_ETH_MCUX || CONFIG_ETH_NXP_ENET
/* Configure root bus clock at 198M */ /* Configure root bus clock at 198M */
rootCfg.mux = kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3; rootCfg.mux = kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3;
rootCfg.div = 2; rootCfg.div = 2;
@ -396,7 +396,7 @@ static ALWAYS_INLINE void clock_init(void)
#endif #endif
#ifdef CONFIG_ETH_MCUX #if CONFIG_ETH_MCUX || CONFIG_ETH_NXP_ENET
#if DT_NODE_HAS_STATUS(DT_NODELABEL(enet), okay) #if DT_NODE_HAS_STATUS(DT_NODELABEL(enet), okay)
/* 50 MHz ENET clock */ /* 50 MHz ENET clock */
rootCfg.mux = kCLOCK_ENET1_ClockRoot_MuxSysPll1Div2; rootCfg.mux = kCLOCK_ENET1_ClockRoot_MuxSysPll1Div2;