michaelh/zephyr
1
0
Fork 0
Code Releases Activity

soc: esp32: fix appcpu register access

Browse source 
Build is failing due to wrong calls to appcpu
stall and clock gating. This fixes it
by using proper registers.

Signed-off-by: Sylvio Alves <sylvio.alves@espressif.com>
This commit is contained in:
Sylvio Alves 2024-12-21 11:55:56 -03:00 • committed by Benjamin Cabé
commit 1681c7e317
1 changed files with 4 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

13
soc/espressif/esp32/esp32-mp.c
View file

@ -181,15 +181,10 @@ void esp_appcpu_start(void *entry_point)
esp_rom_ets_set_appcpu_boot_addr((void *)0);
RTC_CNTL_SW_CPU_STALL &= ~RTC_CNTL_SW_STALL_APPCPU_C1;
RTC_CNTL_OPTIONS0 &= ~RTC_CNTL_SW_STALL_APPCPU_C0;
DPORT_APPCPU_CTRL_B |= DPORT_APPCPU_CLKGATE_EN;
DPORT_APPCPU_CTRL_C &= ~DPORT_APPCPU_RUNSTALL;
/* Pulse the RESETTING bit */
DPORT_APPCPU_CTRL_A |= DPORT_APPCPU_RESETTING;
DPORT_APPCPU_CTRL_A &= ~DPORT_APPCPU_RESETTING;
DPORT_SET_PERI_REG_MASK(DPORT_APPCPU_CTRL_B_REG, DPORT_APPCPU_CLKGATE_EN);
DPORT_CLEAR_PERI_REG_MASK(DPORT_APPCPU_CTRL_C_REG, DPORT_APPCPU_RUNSTALL);
DPORT_SET_PERI_REG_MASK(DPORT_APPCPU_CTRL_A_REG, DPORT_APPCPU_RESETTING);
DPORT_CLEAR_PERI_REG_MASK(DPORT_APPCPU_CTRL_A_REG, DPORT_APPCPU_RESETTING);
/* extracted from SMP LOG above, THIS IS REQUIRED FOR AMP RELIABLE
* OPERATION AS WELL, PLEASE DON'T touch on the dummy write below!