boards: st: nucleo_h723zg: enable fdcan1
Enable FDCAN1 on the ST Nucleo H723ZG development board. Signed-off-by: Henrik Brix Andersen <henrik@brixandersen.dk>
This commit is contained in:
parent
b9ef207ee1
commit
15f5e2de07
3 changed files with 30 additions and 0 deletions
|
@ -117,6 +117,8 @@ features:
|
||||||
+-------------+------------+-------------------------------------+
|
+-------------+------------+-------------------------------------+
|
||||||
| RTC | on-chip | rtc |
|
| RTC | on-chip | rtc |
|
||||||
+-------------+------------+-------------------------------------+
|
+-------------+------------+-------------------------------------+
|
||||||
|
| FDCAN1 | on-chip | CAN-FD Controller |
|
||||||
|
+-------------+------------+-------------------------------------+
|
||||||
|
|
||||||
Other hardware features are not yet supported on this Zephyr port.
|
Other hardware features are not yet supported on this Zephyr port.
|
||||||
|
|
||||||
|
@ -138,6 +140,7 @@ and a ST morpho connector. Board is configured as follows:
|
||||||
- LD3 : PB14
|
- LD3 : PB14
|
||||||
- I2C : PB8, PB9
|
- I2C : PB8, PB9
|
||||||
- SPI1 NSS/SCK/MISO/MOSI : PD14PA5/PA6/PB5 (Arduino SPI)
|
- SPI1 NSS/SCK/MISO/MOSI : PD14PA5/PA6/PB5 (Arduino SPI)
|
||||||
|
- FDCAN1 RX/TX : PD0, PD1
|
||||||
|
|
||||||
System Clock
|
System Clock
|
||||||
------------
|
------------
|
||||||
|
@ -158,6 +161,13 @@ Backup SRAM
|
||||||
In order to test backup SRAM you may want to disconnect VBAT from VDD. You can
|
In order to test backup SRAM you may want to disconnect VBAT from VDD. You can
|
||||||
do it by removing ``SB52`` jumper on the back side of the board.
|
do it by removing ``SB52`` jumper on the back side of the board.
|
||||||
|
|
||||||
|
FDCAN
|
||||||
|
=====
|
||||||
|
|
||||||
|
The Nucleo H723ZG board does not have any onboard CAN transceiver. In order to
|
||||||
|
use the FDCAN bus on this board, an external CAN bus transceiver must be
|
||||||
|
connected to pins PD0 (RX) and PD1 (TX).
|
||||||
|
|
||||||
Programming and Debugging
|
Programming and Debugging
|
||||||
*************************
|
*************************
|
||||||
|
|
||||||
|
|
|
@ -24,6 +24,7 @@
|
||||||
zephyr,dtcm = &dtcm;
|
zephyr,dtcm = &dtcm;
|
||||||
zephyr,sram = &sram0;
|
zephyr,sram = &sram0;
|
||||||
zephyr,flash = &flash0;
|
zephyr,flash = &flash0;
|
||||||
|
zephyr,canbus = &fdcan1;
|
||||||
};
|
};
|
||||||
|
|
||||||
leds: leds {
|
leds: leds {
|
||||||
|
@ -97,6 +98,16 @@
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&pll2 {
|
||||||
|
div-m = <1>;
|
||||||
|
mul-n = <10>;
|
||||||
|
div-p = <1>;
|
||||||
|
div-q = <1>;
|
||||||
|
div-r = <1>;
|
||||||
|
clocks = <&clk_hse>;
|
||||||
|
status = "okay";
|
||||||
|
};
|
||||||
|
|
||||||
&rcc {
|
&rcc {
|
||||||
clocks = <&pll>;
|
clocks = <&pll>;
|
||||||
clock-frequency = <DT_FREQ_M(550)>;
|
clock-frequency = <DT_FREQ_M(550)>;
|
||||||
|
@ -190,3 +201,11 @@ zephyr_udc0: &usbotg_hs {
|
||||||
&rng {
|
&rng {
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&fdcan1 {
|
||||||
|
pinctrl-0 = <&fdcan1_rx_pd0 &fdcan1_tx_pd1>;
|
||||||
|
pinctrl-names = "default";
|
||||||
|
clocks = <&rcc STM32_CLOCK_BUS_APB1_2 0x00000100>,
|
||||||
|
<&rcc STM32_SRC_PLL2_Q FDCAN_SEL(2)>;
|
||||||
|
status = "okay";
|
||||||
|
};
|
||||||
|
|
|
@ -22,4 +22,5 @@ supported:
|
||||||
- backup_sram
|
- backup_sram
|
||||||
- usb_device
|
- usb_device
|
||||||
- rtc
|
- rtc
|
||||||
|
- can
|
||||||
vendor: st
|
vendor: st
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue