ITE: drivers/i2c: adjust timing registers to pass SI test
Timing registers of I2C 0/1/2 can be adjusted to pass SI test. We can control the tSU;STA and tHD;DAT simultaneously by changing the value of the register IT83XX_SMB_4P7USL, and we can control the tSU;DAT by changing the value of the register IT83XX_SMB_250NS as well. Signed-off-by: Tim Lin <tim2.lin@ite.corp-partner.google.com>
This commit is contained in:
parent
f2c42663b4
commit
14bac3f7ac
1 changed files with 2 additions and 2 deletions
|
@ -187,10 +187,10 @@ static void i2c_standard_port_timing_regs_400khz(uint8_t port)
|
|||
/* Port clock frequency depends on setting of timing registers. */
|
||||
IT8XXX2_SMB_SCLKTS(port) = 0;
|
||||
/* Suggested setting of timing registers of 400kHz. */
|
||||
IT8XXX2_SMB_4P7USL = 0x6;
|
||||
IT8XXX2_SMB_4P7USL = 0x3;
|
||||
IT8XXX2_SMB_4P0USL = 0;
|
||||
IT8XXX2_SMB_300NS = 0x1;
|
||||
IT8XXX2_SMB_250NS = 0x2;
|
||||
IT8XXX2_SMB_250NS = 0x5;
|
||||
IT8XXX2_SMB_45P3USL = 0x6a;
|
||||
IT8XXX2_SMB_45P3USH = 0x1;
|
||||
IT8XXX2_SMB_4P7A4P0H = 0;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue