michaelh/zephyr
1
0
Fork 0
Code Releases Activity

boards: nucleo_l011k4: Use dts for clocks configuration

Browse source 
Convert board to use of device tree for clocks configuration.

Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
This commit is contained in:
Alexandre Bourdiol 2021-04-30 14:40:13 +02:00 • committed by Maureen Helm
commit 11c386fb3e
2 changed files with 20 additions and 14 deletions
Download patch file Download diff file Expand all files Collapse all files

19
boards/arm/nucleo_l011k4/nucleo_l011k4.dts
View file

@ -41,6 +41,25 @@
};
};
&clk_hsi {
status = "okay";
};
&pll {
div = <2>;
mul = <4>;
clocks = <&clk_hsi>;
status = "okay";
};
&rcc {
clocks = <&pll>;
clock-frequency = <DT_FREQ_M(32)>;
ahb-prescaler = <1>;
apb1-prescaler = <1>;
apb2-prescaler = <1>;
};
&usart2 {
pinctrl-0 = <&usart2_tx_pa2 &usart2_rx_pa15>;
current-speed = <115200>;

15
boards/arm/nucleo_l011k4/nucleo_l011k4_defconfig
View file

@ -6,9 +6,6 @@ CONFIG_SOC_SERIES_STM32L0X=y
# Platform Configuration
CONFIG_SOC_STM32L011XX=y
# General Kernel Options
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=32000000
# Kernel Options due to Low Memory (2k)
CONFIG_MAIN_STACK_SIZE=320
CONFIG_IDLE_STACK_SIZE=100
@ -27,15 +24,5 @@ CONFIG_PINMUX=y
# GPIO Controller
CONFIG_GPIO=y
# Clock configuration
# Enable Clocks
CONFIG_CLOCK_CONTROL=y
# SYSCLK selection
CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL=y
# PLL configuration
CONFIG_CLOCK_STM32_PLL_SRC_HSI=y
# produce 32MHz clock at PLL output
CONFIG_CLOCK_STM32_PLL_MULTIPLIER=4
CONFIG_CLOCK_STM32_PLL_DIVISOR=2
CONFIG_CLOCK_STM32_AHB_PRESCALER=1
CONFIG_CLOCK_STM32_APB1_PRESCALER=1
CONFIG_CLOCK_STM32_APB2_PRESCALER=1