michaelh/zephyr
1
0
Fork 0
Code Releases Activity

tests/drivers/clock_control: stm32: Fix board selection

Browse source 
Fix selection of boards used:
- Remove superfluous/redundant configs
- Adapt to boards available on ST test bench
- fix typos

Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
This commit is contained in:
Erwan Gouriou 2022-03-28 13:04:24 +02:00 • committed by Maureen Helm
commit 101024e67c
1 changed files with 15 additions and 15 deletions
Download patch file Download diff file Expand all files Collapse all files

30
tests/drivers/clock_control/stm32_clock_configuration/stm32_common/testcase.yaml
View file

@ -15,7 +15,7 @@ tests:
fixture: mco_sb_closed
drivers.stm32_clock_configuration.common.sysclksrc_msi_pll_64_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_clocks_msi.overlay;boards/pll_64_hse_8.overlay"
platform_allow: nucleo_l496zg nucleo_l476rg nucleo_l452re nucleo_l432kc nucleo_l4r5zi nucleo_l552ze_q
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk
harness: ztest
harness_config:
fixture: mco_sb_closed
@ -23,14 +23,14 @@ tests:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/pll_64_hsi_16.overlay"
platform_allow: nucleo_g071rb nucleo_g474re
drivers.stm32_clock_configuration.common.sysclksrc_msi_pll_64_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;;boards/clear_clocks_msi.overlay;boards/pll_64_hsi_16.overlay"
platform_allow: nucleo_l496zg nucleo_l476rg nucleo_l452re nucleo_l432kc nucleo_l4r5zi nucleo_l552ze_q
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_clocks_msi.overlay;boards/pll_64_hsi_16.overlay"
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk
drivers.stm32_clock_configuration.common.sysclksrc_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/hsi_16.overlay"
platform_allow: nucleo_g071rb nucleo_l152re nucleo_l073rz nucleo_wl55jc
drivers.stm32_clock_configuration.common.sysclksrc_msi_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_clocks_msi.overlay;boards/hsi_16.overlay"
platform_allow: nucleo_l496zg nucleo_l476rg nucleo_l452re nucleo_l432kc nucleo_l4r5zi nucleo_l552ze_q
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk
drivers.stm32_clock_configuration.common.sysclksrc_hse_24:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/hse_24.overlay"
platform_allow: nucleo_g474re
@ -39,7 +39,7 @@ tests:
platform_allow: nucleo_l152re nucleo_l073rz
drivers.stm32_clock_configuration.common.sysclksrc_msi_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_clocks_msi.overlay;boards/hse_8.overlay"
platform_allow: nucleo_l496zg nucleo_l476rg nucleo_l452re nucleo_l432kc nucleo_l4r5zi nucleo_l552ze_q
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk
harness: ztest
harness_config:
fixture: mco_sb_closed
@ -69,7 +69,7 @@ tests:
platform_allow: nucleo_wl55jc
drivers.stm32_clock_configuration.common.sysclksrc_48_msi:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_clocks_msi.overlay;boards/msi_range11.overlay"
platform_allow: nucleo_l496zg nucleo_l476rg nucleo_l452re nucleo_l432kc nucleo_l4r5zi nucleo_l552ze_q
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk
drivers.stm32_clock_configuration.common.sysclksrc_wb_48_msi:
extra_args: DTC_OVERLAY_FILE="boards/wb_clear_clocks.overlay;boards/msi_range11.overlay"
platform_allow: nucleo_wb55rg
@ -90,19 +90,19 @@ tests:
platform_allow: nucleo_wb55rg
drivers.stm32_clock_configuration.common.sysclksrc_msi_pll_48_msi_4:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_clocks_msi.overlay;boards/pll_48_msi_4.overlay"
platform_allow: nucleo_l496zg nucleo_l476rg nucleo_l452re nucleo_l432kc nucleo_l4r5zi nucleo_l552ze_q
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk
drivers.stm32_clock_configuration.common.sysclksrc_f0_f3_hsi_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f0_f1_f3_clocks.overlay;boards/hsi_8.overlay"
platform_allow: nucleo_f091rc nucleo_f334r8
platform_allow: nucleo_f091rc stm32f3_disco
drivers.stm32_clock_configuration.common.sysclksrc_f0_f3_pll_32_hsi_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f0_f1_f3_clocks.overlay;boards/f0_f3_pll_32_hsi_8.overlay"
platform_allow: nucleo_f091rc nucleo_f334r8
platform_allow: nucleo_f091rc stm32f3_disco
drivers.stm32_clock_configuration.common.sysclksrc_f0_f3_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f0_f1_f3_clocks.overlay;boards/hse_8_bypass.overlay"
platform_allow: nucleo_f091rc nucleo_f334r8
platform_allow: nucleo_f091rc stm32f3_disco
drivers.stm32_clock_configuration.common.sysclksrc_f0_f3_pll_32_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f0_f1_f3_clocks.overlay;boards/f0_f3_pll_32_hse_8.overlay"
platform_allow: nucleo_f091rc nucleo_f334r8
platform_allow: nucleo_f091rc stm32f3_disco
drivers.stm32_clock_configuration.common.sysclksrc_f1_hsi_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f0_f1_f3_clocks.overlay;boards/hsi_16.overlay"
platform_allow: nucleo_f103rb
@ -117,13 +117,13 @@ tests:
platform_allow: nucleo_f103rb
drivers.stm32_clock_configuration.common.sysclksrc_f2_f4_f7_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_f2_f4_f7_clocks.overlay;boards/hsi_16.overlay"
platform_allow: nucleo_f207zg nucleo_f411re nucleo_f429zi nucleo_f446re nucleo_f767zi
platform_allow: nucleo_f207zg nucleo_f429zi nucleo_f446re nucleo_f746zg
drivers.stm32_clock_configuration.common.sysclksrc_f2_f4_f7_pll_64_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_f2_f4_f7_clocks.overlay;boards/f2_f4_f7_pll_64_hsi_16.overlay"
platform_allow: nucleo_f207zg nucleo_f411re nucleo_f429zi nucleo_f446re nucleo_f767zi
platform_allow: nucleo_f207zg nucleo_f429zi nucleo_f446re nucleo_f746zg
drivers.stm32_clock_configuration.common.sysclksrc_f2_f4_f7_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f2_f4_f7_clocks.overlay;boards/hse_8.overlay"
platform_allow: nucleo_f207zg nucleo_f411re nucleo_f429zi nucleo_f446re nucleo_f767zi
platform_allow: nucleo_f207zg nucleo_f429zi nucleo_f446re nucleo_f746zg
drivers.stm32_clock_configuration.common.sysclksrc_f2_f4_f7_pll_64_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f2_f4_f7_clocks.overlay;boards/f2_f4_f7_pll_64_hse_8.overlay"
platform_allow: nucleo_f207zg nucleo_f411re nucleo_f429zi nucleo_f446re nucleo_f767zi
platform_allow: nucleo_f207zg nucleo_f429zi nucleo_f446re nucleo_f746zg