drivers: i2s_sam_ssc: fix syntax using uncrustify
After changing the logger, run uncrustify to update syntax. Signed-off-by: Anas Nashif <anas.nashif@intel.com>
This commit is contained in:
parent
a5ae1af615
commit
0a04a134a8
1 changed files with 47 additions and 47 deletions
|
@ -42,8 +42,8 @@ LOG_MODULE_REGISTER(LOG_DOMAIN);
|
|||
#define DCACHE_CLEAN(addr, size) \
|
||||
SCB_CleanDCache_by_Addr((u32_t *)addr, size)
|
||||
#else
|
||||
#define DCACHE_INVALIDATE(addr, size) { ; }
|
||||
#define DCACHE_CLEAN(addr, size) { ; }
|
||||
#define DCACHE_INVALIDATE(addr, size) {; }
|
||||
#define DCACHE_CLEAN(addr, size) {; }
|
||||
#endif
|
||||
|
||||
#define SAM_SSC_WORD_SIZE_BITS_MIN 2
|
||||
|
@ -103,7 +103,7 @@ struct i2s_sam_dev_data {
|
|||
#define DEV_DATA(dev) \
|
||||
((struct i2s_sam_dev_data *const)(dev)->driver_data)
|
||||
|
||||
#define MODULO_INC(val, max) {val = (++val < max) ? val : 0; }
|
||||
#define MODULO_INC(val, max) { val = (++val < max) ? val : 0; }
|
||||
|
||||
static struct device *get_dev_from_dma_channel(u32_t dma_channel);
|
||||
static void dma_rx_callback(struct device *, u32_t, int);
|
||||
|
@ -374,11 +374,11 @@ static int set_rx_data_format(const struct i2s_sam_dev_cfg *const dev_cfg,
|
|||
ssc_rcmr |= SSC_RCMR_CKS_TK
|
||||
| SSC_RCMR_CKO_NONE;
|
||||
}
|
||||
ssc_rcmr |= (pin_rf_en ? 0 : SSC_RCMR_START_TRANSMIT)
|
||||
/* SSC_RCMR.PERIOD bit filed does not support setting the
|
||||
* frame period with one bit resolution. In case the required
|
||||
* frame period is an odd number set it to be one bit longer.
|
||||
*/
|
||||
ssc_rcmr |= (pin_rf_en ? 0 : SSC_RCMR_START_TRANSMIT)
|
||||
| SSC_RCMR_PERIOD((num_words * word_size_bits + 1) / 2 - 1);
|
||||
|
||||
/* Receive Clock Mode Register */
|
||||
|
@ -451,14 +451,14 @@ static int set_tx_data_format(const struct i2s_sam_dev_cfg *const dev_cfg,
|
|||
return -EINVAL;
|
||||
}
|
||||
|
||||
ssc_tcmr |= ((i2s_cfg->options & I2S_OPT_BIT_CLK_SLAVE)
|
||||
? SSC_TCMR_CKS_TK : SSC_TCMR_CKS_MCK)
|
||||
| ((i2s_cfg->options & I2S_OPT_BIT_CLK_GATED)
|
||||
? SSC_TCMR_CKO_TRANSFER : SSC_TCMR_CKO_CONTINUOUS)
|
||||
/* SSC_TCMR.PERIOD bit filed does not support setting the
|
||||
* frame period with one bit resolution. In case the required
|
||||
* frame period is an odd number set it to be one bit longer.
|
||||
*/
|
||||
ssc_tcmr |= ((i2s_cfg->options & I2S_OPT_BIT_CLK_SLAVE)
|
||||
? SSC_TCMR_CKS_TK : SSC_TCMR_CKS_MCK)
|
||||
| ((i2s_cfg->options & I2S_OPT_BIT_CLK_GATED)
|
||||
? SSC_TCMR_CKO_TRANSFER : SSC_TCMR_CKO_CONTINUOUS)
|
||||
| SSC_TCMR_PERIOD((num_words * word_size_bits + 1) / 2 - 1);
|
||||
|
||||
/* Transmit Clock Mode Register */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue