michaelh/zephyr
1
0
Fork 0
Code Releases Activity

drivers: gpio: rgpio: use default pad config value for SCMI platform

Browse source 
If the platform uses SCMI pinctrl driver, pinctrl regitster can't accessed
by CPU Core directly, and currently SCMI pinctrl driver has no API to read
back the register value, so use default pad config value for GPIO pad
configuration, and in theory we could use a fixed pad config value in this
driver as each new GPIO configuration has no relation with previous
configuration.

Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com>
This commit is contained in:
Jiafei Pan 2025-05-12 18:01:31 +08:00 • committed by Dan Kalowsky
commit 0971240b5e
1 changed files with 12 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

13
drivers/gpio/gpio_mcux_rgpio.c
View file

@ -1,5 +1,5 @@
/*
* Copyright 2023-2024, NXP
* Copyright 2023-2025 NXP
*
* SPDX-License-Identifier: Apache-2.0
*/
@ -21,6 +21,12 @@
((const struct mcux_rgpio_config *)(_dev)->config)
#define DEV_DATA(_dev) ((struct mcux_rgpio_data *)(_dev)->data)
/*
* Default PAD config value for SCMI pinctrl:
* Pull down, Slight Fast Slew Rate, X4 driver strength.
*/
#define GPIO_PIN_DEFAUT_PAD_VAL 0x0000051e
struct mcux_rgpio_config {
/* gpio_driver_config needs to be first */
struct gpio_driver_config common;
@ -68,10 +74,15 @@ static int mcux_rgpio_configure(const struct device *dev,
return -ENOTSUP;
}
#if defined(CONFIG_PINCTRL_IMX_SCMI)
/* For SCMI Pinctrl platform, set default PAD config value for SCMI pinctrl. */
uint32_t reg = GPIO_PIN_DEFAUT_PAD_VAL;
#else
/* Set appropriate bits in pin configuration register */
volatile uint32_t *gpio_cfg_reg = (volatile uint32_t *)
((size_t)config->pin_muxes[cfg_idx].config_register);
uint32_t reg = *gpio_cfg_reg;
#endif
#if defined(CONFIG_SOC_SERIES_IMXRT118X)
/* PUE/PDRV types have the same ODE bit */