michaelh/zephyr
1
0
Fork 0
Code Releases Activity

tests/drivers/clock_control: stm32: Revise TC order

Browse source 
Group TC by series, then clck srce

Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
This commit is contained in:
Erwan Gouriou 2022-03-28 15:48:28 +02:00 • committed by Maureen Helm
commit 086fac7134
1 changed files with 41 additions and 41 deletions
Download patch file Download diff file Expand all files Collapse all files

82
tests/drivers/clock_control/stm32_clock_configuration/stm32_common/testcase.yaml
View file

@ -7,9 +7,21 @@
common:
timeout: 5
tests:
drivers.stm32_clock_configuration.common.g0.sysclksrc_pll_64_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/pll_64_hse_8.overlay"
platform_allow: nucleo_g071rb
drivers.stm32_clock_configuration.common.l4_l5.sysclksrc_pll_48_msi_4:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_msi.overlay;boards/pll_48_msi_4.overlay"
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk
drivers.stm32_clock_configuration.common.l4_l5.sysclksrc_pll_64_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_msi.overlay;boards/pll_64_hsi_16.overlay"
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk
drivers.stm32_clock_configuration.common.l4_l5.sysclksrc_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_msi.overlay;boards/hsi_16.overlay"
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk
drivers.stm32_clock_configuration.common.sysclksrc_msi_48:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_msi.overlay;boards/msi_range11.overlay"
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk nucleo_l152re nucleo_l073rz
drivers.stm32_clock_configuration.common.l4_l5.sysclksrc_hse_8.fixup:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_msi.overlay;boards/hse_8.overlay"
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk
harness: ztest
harness_config:
fixture: mco_sb_closed
@ -19,33 +31,27 @@ tests:
harness: ztest
harness_config:
fixture: mco_sb_closed
drivers.stm32_clock_configuration.common.g0.sysclksrc_pll_64_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/pll_64_hse_8.overlay"
platform_allow: nucleo_g071rb
harness: ztest
harness_config:
fixture: mco_sb_closed
drivers.stm32_clock_configuration.common.g0_g4.sysclksrc_pll_64_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/pll_64_hsi_16.overlay"
platform_allow: nucleo_g071rb nucleo_g474re
drivers.stm32_clock_configuration.common.l4_l5.sysclksrc_pll_64_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_msi.overlay;boards/pll_64_hsi_16.overlay"
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk
drivers.stm32_clock_configuration.common.sysclksrc_hsi_16:
drivers.stm32_clock_configuration.common.g0.sysclksrc_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/hsi_16.overlay"
platform_allow: nucleo_g071rb nucleo_l152re nucleo_l073rz nucleo_wl55jc
drivers.stm32_clock_configuration.common.l4_l5.sysclksrc_msi_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_clocks_msi.overlay;boards/hsi_16.overlay"
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk
platform_allow: nucleo_g071rb
drivers.stm32_clock_configuration.common.g4.sysclksrc_hse_24:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/hse_24.overlay"
platform_allow: nucleo_g474re
drivers.stm32_clock_configuration.common.g4.sysclksrc_pll_170_hse_24:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/hsi_16.overlay"
platform_allow: nucleo_g474re
drivers.stm32_clock_configuration.common.l0_l1.sysclksrc_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_msi.overlay;boards/hse_8.overlay"
platform_allow: nucleo_l152re nucleo_l073rz
drivers.stm32_clock_configuration.common.l4_l5.sysclksrc_hse_8.fixup:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_msi.overlay;boards/hse_8.overlay"
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk
harness: ztest
harness_config:
fixture: mco_sb_closed
drivers.stm32_clock_configuration.common.g4.sysclksrc_pll_170_hse_24:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/hsi_16.overlay"
platform_allow: nucleo_g474re
drivers.stm32_clock_configuration.common.l0_l1.sysclksrc_pll_32_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/pll_32_hse_8.overlay"
platform_allow: nucleo_l152re nucleo_l073rz
@ -55,6 +61,12 @@ tests:
drivers.stm32_clock_configuration.common.l0_l1.sysclksrc_msi_range6:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/msi_range6.overlay"
platform_allow: nucleo_l152re nucleo_l073rz
drivers.stm32_clock_configuration.common.wx.sysclksrc_msi_48:
extra_args: DTC_OVERLAY_FILE="boards/wx_clear_clocks.overlay;boards/msi_range11.overlay"
platform_allow: nucleo_wl55jc nucleo_wb55rg
drivers.stm32_clock_configuration.common.wx.sysclksrc_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/wx_clear_clocks.overlay;boards/hsi_16.overlay"
platform_allow: nucleo_wb55rg nucleo_wl55jc
drivers.stm32_clock_configuration.common.wl.sysclksrc_pll_48_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/wx_clear_clocks.overlay;boards/pll_48_hsi_16.overlay"
platform_allow: nucleo_wl55jc
@ -64,15 +76,6 @@ tests:
drivers.stm32_clock_configuration.common.wl.sysclksrc_hse_32:
extra_args: DTC_OVERLAY_FILE="boards/wx_clear_clocks.overlay;boards/wl_32_hse.overlay"
platform_allow: nucleo_wl55jc
drivers.stm32_clock_configuration.common.wx.sysclksrc_msi_48:
extra_args: DTC_OVERLAY_FILE="boards/wx_clear_clocks.overlay;boards/msi_range11.overlay"
platform_allow: nucleo_wl55jc nucleo_wb55rg
drivers.stm32_clock_configuration.common.l4_l5.sysclksrc_msi_48:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_clocks_msi.overlay;boards/msi_range11.overlay"
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk
drivers.stm32_clock_configuration.common.wb.sysclksrc_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/wx_clear_clocks.overlay;boards/hsi_16.overlay"
platform_allow: nucleo_wb55rg
drivers.stm32_clock_configuration.common.wb.sysclksrc_hse_32:
extra_args: DTC_OVERLAY_FILE="boards/wx_clear_clocks.overlay;boards/hse_32.overlay"
platform_allow: nucleo_wb55rg
@ -85,42 +88,39 @@ tests:
drivers.stm32_clock_configuration.common.wb.sysclksrc_pll_48_msi_4:
extra_args: DTC_OVERLAY_FILE="boards/wx_clear_clocks.overlay;boards/wb_pll_48_msi_4.overlay"
platform_allow: nucleo_wb55rg
drivers.stm32_clock_configuration.common.l4_l5.sysclksrc_pll_48_msi_4:
extra_args: DTC_OVERLAY_FILE="boards/clear_clocks.overlay;boards/clear_clocks_msi.overlay;boards/pll_48_msi_4.overlay"
platform_allow: disco_l475_iot1 nucleo_l4r5zi stm32l562e_dk
drivers.stm32_clock_configuration.common.f0_f3.sysclksrc_hsi_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f0_f1_f3_clocks.overlay;boards/hsi_8.overlay"
platform_allow: nucleo_f091rc stm32f3_disco
drivers.stm32_clock_configuration.common.f0_f3.sysclksrc_pll_32_hsi_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f0_f1_f3_clocks.overlay;boards/f0_f3_pll_32_hsi_8.overlay"
platform_allow: nucleo_f091rc stm32f3_disco
drivers.stm32_clock_configuration.common.f0_f3.sysclksrc_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f0_f1_f3_clocks.overlay;boards/hse_8_bypass.overlay"
platform_allow: nucleo_f091rc stm32f3_disco
drivers.stm32_clock_configuration.common.f0_f3.sysclksrc_pll_32_hsi_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f0_f1_f3_clocks.overlay;boards/f0_f3_pll_32_hsi_8.overlay"
platform_allow: nucleo_f091rc stm32f3_disco
drivers.stm32_clock_configuration.common.f0_f3.sysclksrc_pll_32_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f0_f1_f3_clocks.overlay;boards/f0_f3_pll_32_hse_8.overlay"
platform_allow: nucleo_f091rc stm32f3_disco
drivers.stm32_clock_configuration.common.f1.sysclksrc_hsi_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f0_f1_f3_clocks.overlay;boards/hsi_16.overlay"
platform_allow: nucleo_f103rb
drivers.stm32_clock_configuration.common.f1.sysclksrc_pll_64_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_f0_f1_f3_clocks.overlay;boards/f1_pll_64_hsi_8.overlay"
platform_allow: nucleo_f103rb
drivers.stm32_clock_configuration.common.f1.sysclksrc_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f0_f1_f3_clocks.overlay;boards/hse_8.overlay"
platform_allow: nucleo_f103rb
drivers.stm32_clock_configuration.common.f1.sysclksrc_pll_64_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_f0_f1_f3_clocks.overlay;boards/f1_pll_64_hsi_8.overlay"
platform_allow: nucleo_f103rb
drivers.stm32_clock_configuration.common.f1.sysclksrc_pll_64_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f0_f1_f3_clocks.overlay;boards/f1_pll_64_hse_8.overlay"
platform_allow: nucleo_f103rb
drivers.stm32_clock_configuration.common.f2_f4_f7.sysclksrc_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_f2_f4_f7_clocks.overlay;boards/hsi_16.overlay"
platform_allow: nucleo_f207zg nucleo_f429zi nucleo_f446re nucleo_f746zg
drivers.stm32_clock_configuration.common.f2_f4_f7.sysclksrc_pll_64_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_f2_f4_f7_clocks.overlay;boards/f2_f4_f7_pll_64_hsi_16.overlay"
platform_allow: nucleo_f207zg nucleo_f429zi nucleo_f446re nucleo_f746zg
drivers.stm32_clock_configuration.common.f2_f4_f7.sysclksrc_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f2_f4_f7_clocks.overlay;boards/hse_8.overlay"
platform_allow: nucleo_f207zg nucleo_f429zi nucleo_f446re nucleo_f746zg
drivers.stm32_clock_configuration.common.f2_f4_f7.sysclksrc_pll_64_hsi_16:
extra_args: DTC_OVERLAY_FILE="boards/clear_f2_f4_f7_clocks.overlay;boards/f2_f4_f7_pll_64_hsi_16.overlay"
platform_allow: nucleo_f207zg nucleo_f429zi nucleo_f446re nucleo_f746zg
drivers.stm32_clock_configuration.common.f2_f4_f7.sysclksrc_pll_64_hse_8:
extra_args: DTC_OVERLAY_FILE="boards/clear_f2_f4_f7_clocks.overlay;boards/f2_f4_f7_pll_64_hse_8.overlay"
platform_allow: nucleo_f207zg nucleo_f429zi nucleo_f446re nucleo_f746zg