x86: implement hw-based oops for both variants
We use a fixed value of 32 as the way interrupts/exceptions are setup in x86_64's locore.S do not lend themselves to Kconfig configuration of the vector to use. HW-based kernel oops is now permanently on, there's no reason to make it optional that I can see. Default vectors for IPI and irq offload adjusted to not collide. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
This commit is contained in:
parent
708d5f7922
commit
077b587447
14 changed files with 63 additions and 50 deletions
|
@ -13,6 +13,9 @@ LOG_MODULE_DECLARE(os);
|
|||
void z_x86_exception(z_arch_esf_t *esf)
|
||||
{
|
||||
switch (esf->vector) {
|
||||
case Z_X86_OOPS_VECTOR:
|
||||
z_x86_do_kernel_oops(esf);
|
||||
break;
|
||||
case IV_PAGE_FAULT:
|
||||
z_x86_page_fault_handler(esf);
|
||||
break;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue