drivers: can: mcan: fix CAN_MCAN_TXEFC_EFSA_POS value
The Event FIFO start address (EFSA) field within the Tx event FIFO configuration register (TXEFC) occupies bit 15:2. Change the CAN_MCAN_TXEFC_EFSA_POS definition to reflect this. Signed-off-by: Henrik Brix Andersen <henrik@brixandersen.dk>
This commit is contained in:
parent
ed94862c81
commit
064720a2f0
1 changed files with 1 additions and 1 deletions
|
@ -1381,7 +1381,7 @@
|
|||
|
||||
/*************** Bit definition for CAN_MCAN_TXEFC register *****************/
|
||||
/* Event FIFO Watermark */
|
||||
#define CAN_MCAN_TXEFC_EFSA_POS (0U)
|
||||
#define CAN_MCAN_TXEFC_EFSA_POS (2U)
|
||||
#define CAN_MCAN_TXEFC_EFSA_MSK (0x3FFFUL << CAN_MCAN_TXEFC_EFSA_POS)
|
||||
#define CAN_MCAN_TXEFC_EFSA CAN_MCAN_TXEFC_EFSA_MSK
|
||||
/* Event FIFO Size */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue