michaelh/zephyr
1
0
Fork 0
Code Releases Activity

arch: add MIPS architecture support

Browse source 
MIPS (Microprocessor without Interlocked Pipelined Stages) is a
instruction set architecture (ISA) developed by MIPS Computer
Systems, now MIPS Technologies.

This commit provides MIPS architecture support to Zephyr. It is
compatible with the MIPS32 Release 1 specification.

Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com>
This commit is contained in:
Antony Pavlov 2020-12-01 13:29:58 +03:00 • committed by Anas Nashif
commit 0369998e61
34 changed files with 1654 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

8
subsys/testsuite/include/interrupt_util.h
View file

@ -159,6 +159,14 @@ static inline void trigger_irq(int irq)
z_sparc_enter_irq(irq);
}
#elif defined(CONFIG_MIPS)
extern void z_mips_enter_irq(int);
static inline void trigger_irq(int irq)
{
z_mips_enter_irq(irq);
}
#else
/* So far, Nios II does not support this */
#define NO_TRIGGER_FROM_SW