arch/x86: eliminate include/arch/x86/irq_controller.h
The MVIC is no longer supported, and only the APIC-based interrupt subsystem remains. Thus this layer of indirection is unnecessary. This also corrects an oversight left over from the Jailhouse x2APIC implementation affecting EOI delivery for direct ISRs only. Signed-off-by: Charles E. Youse <charles.youse@intel.com>
This commit is contained in:
parent
15dac5b6ab
commit
0325a3d972
9 changed files with 26 additions and 131 deletions
|
@ -295,7 +295,7 @@ void z_loapic_irq_disable(unsigned int irq)
|
|||
* @return The vector of the interrupt that is currently being processed, or -1
|
||||
* if no IRQ is being serviced.
|
||||
*/
|
||||
int __irq_controller_isr_vector_get(void)
|
||||
int z_irq_controller_isr_vector_get(void)
|
||||
{
|
||||
int pReg, block;
|
||||
|
||||
|
|
|
@ -43,7 +43,7 @@
|
|||
* @param flags interrupt flags
|
||||
*
|
||||
*/
|
||||
void __irq_controller_irq_config(unsigned int vector, unsigned int irq,
|
||||
void z_irq_controller_irq_config(unsigned int vector, unsigned int irq,
|
||||
u32_t flags)
|
||||
{
|
||||
__ASSERT(irq <= HARDWARE_IRQ_LIMIT, "invalid irq line");
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue