michaelh/zephyr
1
0
Fork 0
Code Releases Activity

arch: Making body of selection statement a compound statement

Browse source 
MISRA-C rule 15.6

Signed-off-by: Flavio Ceolin <flavio.ceolin@intel.com>
This commit is contained in:
Flavio Ceolin 2018-11-29 13:16:34 -08:00 • committed by Andrew Boie
commit 001ad8b6c2
3 changed files with 9 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

9
arch/arc/core/cache.c
View file

@ -58,9 +58,9 @@ static int dcache_available(void)
static void dcache_dc_ctrl(u32_t dcache_en_mask) static void dcache_dc_ctrl(u32_t dcache_en_mask)
{ {
if (!dcache_available()) if (dcache_available()) {
return; _arc_v2_aux_reg_write(_ARC_V2_DC_CTRL, dcache_en_mask);
_arc_v2_aux_reg_write(_ARC_V2_DC_CTRL, dcache_en_mask); }
} }
static void dcache_enable(void) static void dcache_enable(void)
@ -107,8 +107,9 @@ static void dcache_flush_mlines(u32_t start_addr, u32_t size)
/* wait for flush completion */ /* wait for flush completion */
do { do {
if ((_arc_v2_aux_reg_read(_ARC_V2_DC_CTRL) & if ((_arc_v2_aux_reg_read(_ARC_V2_DC_CTRL) &
DC_CTRL_FLUSH_STATUS) == 0) DC_CTRL_FLUSH_STATUS) == 0) {
break; break;
}
} while (1); } while (1);
start_addr += DCACHE_LINE_SIZE; start_addr += DCACHE_LINE_SIZE;
} while (start_addr <= end_addr); } while (start_addr <= end_addr);

3
arch/arc/core/irq_manage.c
View file

@ -100,8 +100,9 @@ void _irq_spurious(void *unused)
{ {
ARG_UNUSED(unused); ARG_UNUSED(unused);
printk("_irq_spurious(). Spinning...\n"); printk("_irq_spurious(). Spinning...\n");
for (;;) for (;;) {
; ;
}
} }
#ifdef CONFIG_DYNAMIC_INTERRUPTS #ifdef CONFIG_DYNAMIC_INTERRUPTS

3
arch/x86/core/float.c
View file

@ -208,8 +208,9 @@ void k_float_disable(struct k_thread *thread)
_FpAccessDisable(); _FpAccessDisable();
_kernel.current_fp = (struct k_thread *)0; _kernel.current_fp = (struct k_thread *)0;
} else { } else {
if (_kernel.current_fp == thread) if (_kernel.current_fp == thread) {
_kernel.current_fp = (struct k_thread *)0; _kernel.current_fp = (struct k_thread *)0;
}
} }
irq_unlock(imask); irq_unlock(imask);