2015-04-10 16:44:37 -07:00
|
|
|
/* CortexM/irq.h - Cortex-M public interrupt handling */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Copyright (c) 2013-2014 Wind River Systems, Inc.
|
|
|
|
|
*
|
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
|
* modification, are permitted provided that the following conditions are met:
|
|
|
|
|
*
|
|
|
|
|
* 1) Redistributions of source code must retain the above copyright notice,
|
|
|
|
|
* this list of conditions and the following disclaimer.
|
|
|
|
|
*
|
|
|
|
|
* 2) Redistributions in binary form must reproduce the above copyright notice,
|
|
|
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
|
|
|
* and/or other materials provided with the distribution.
|
|
|
|
|
*
|
|
|
|
|
* 3) Neither the name of Wind River Systems nor the names of its contributors
|
|
|
|
|
* may be used to endorse or promote products derived from this software without
|
|
|
|
|
* specific prior written permission.
|
|
|
|
|
*
|
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
|
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
|
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
|
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
|
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
|
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
|
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
|
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
DESCRIPTION
|
|
|
|
|
ARM-specific nanokernel interrupt handling interface. Included by ARM/arch.h.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef _ARCH_ARM_CORTEXM_IRQ_H_
|
|
|
|
|
#define _ARCH_ARM_CORTEXM_IRQ_H_
|
|
|
|
|
|
2015-05-28 10:56:47 -07:00
|
|
|
#include <arch/arm/CortexM/nvic.h>
|
2015-04-10 16:44:37 -07:00
|
|
|
|
|
|
|
|
#ifdef _ASMLANGUAGE
|
|
|
|
|
GTEXT(_IntExit);
|
|
|
|
|
GTEXT(irq_lock)
|
|
|
|
|
GTEXT(irq_unlock)
|
|
|
|
|
GTEXT(irq_handler_set)
|
|
|
|
|
GTEXT(irq_connect)
|
|
|
|
|
GTEXT(irq_disconnect)
|
|
|
|
|
GTEXT(irq_enable)
|
|
|
|
|
GTEXT(irq_disable)
|
|
|
|
|
GTEXT(irq_priority_set)
|
|
|
|
|
#else
|
|
|
|
|
extern int irq_lock(void);
|
|
|
|
|
extern void irq_unlock(int key);
|
|
|
|
|
|
|
|
|
|
extern void irq_handler_set(unsigned int irq,
|
|
|
|
|
void (*old)(void *arg),
|
|
|
|
|
void (*new)(void *arg),
|
|
|
|
|
void *arg);
|
|
|
|
|
extern int irq_connect(unsigned int irq,
|
|
|
|
|
unsigned int prio,
|
|
|
|
|
void (*isr)(void *arg),
|
|
|
|
|
void *arg);
|
|
|
|
|
extern void irq_disconnect(unsigned int irq);
|
|
|
|
|
|
|
|
|
|
extern void irq_enable(unsigned int irq);
|
|
|
|
|
extern void irq_disable(unsigned int irq);
|
|
|
|
|
|
|
|
|
|
extern void irq_priority_set(unsigned int irq, unsigned int prio);
|
|
|
|
|
|
|
|
|
|
extern void _IntExit(void);
|
|
|
|
|
|
|
|
|
|
#endif /* _ASMLANGUAGE */
|
|
|
|
|
|
|
|
|
|
#endif /* _ARCH_ARM_CORTEXM_IRQ_H_ */
|
