zephyr/arch/xtensa/soc/intel_s1000/soc.h

16 lines
309 B
C
Raw Normal View History

/*
* Copyright (c) 2017 Intel Corporation
* SPDX-License-Identifier: Apache-2.0
*/
#ifndef __INC_SOC_H
#define __INC_SOC_H
/*
* UART - UART0
*/
#define UART_NS16550_PORT_0_BASE_ADDR 0x00080800
#define UART_NS16550_PORT_0_CLK_FREQ 38400000
#endif /* __INC_SOC_H */