michaelh/zephyr
1
0
Fork 0
Code Releases Activity
zephyr/boards/x86/qemu_x86/dts.fixup

12 lines
399 B
Text
Raw Normal View History

dts: Cleanup 16550 device tree support 1. Use compatible "ns16550" to match upstream binding 2. Add reg-shift as optional property to binding yaml Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2017-10-10 12:15:28 -05:00
#define CONFIG_UART_NS16550_PORT_1_BAUD_RATE NS16550_F0009000_CURRENT_SPEED
dts: x86: Add device tree support for qemu_x86 patch add device tree support for ia32 soc and qemu_x86 board port Signed-off-by: Savinay Dharmappa <savinay.dharmappa@intel.com>
2017-09-07 23:37:36 +05:30
dts: Cleanup 16550 device tree support 1. Use compatible "ns16550" to match upstream binding 2. Add reg-shift as optional property to binding yaml Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2017-10-10 12:15:28 -05:00
#define CONFIG_UART_NS16550_PORT_1_NAME NS16550_F0009000_LABEL
dts: x86: Add device tree support for qemu_x86 patch add device tree support for ia32 soc and qemu_x86 board port Signed-off-by: Savinay Dharmappa <savinay.dharmappa@intel.com>
2017-09-07 23:37:36 +05:30
dts: Cleanup 16550 device tree support 1. Use compatible "ns16550" to match upstream binding 2. Add reg-shift as optional property to binding yaml Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2017-10-10 12:15:28 -05:00
#define CONFIG_UART_NS16550_PORT_0_BAUD_RATE NS16550_F0008000_CURRENT_SPEED
dts: x86: Add device tree support for qemu_x86 patch add device tree support for ia32 soc and qemu_x86 board port Signed-off-by: Savinay Dharmappa <savinay.dharmappa@intel.com>
2017-09-07 23:37:36 +05:30
dts: Cleanup 16550 device tree support 1. Use compatible "ns16550" to match upstream binding 2. Add reg-shift as optional property to binding yaml Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2017-10-10 12:15:28 -05:00
#define CONFIG_UART_NS16550_PORT_0_NAME NS16550_F0008000_LABEL
dts: x86: Add device tree support for qemu_x86 patch add device tree support for ia32 soc and qemu_x86 board port Signed-off-by: Savinay Dharmappa <savinay.dharmappa@intel.com>
2017-09-07 23:37:36 +05:30
#define CONFIG_PHYS_RAM_ADDR CONFIG_SRAM_BASE_ADDRESS
#define CONFIG_PHYS_LOAD_ADDR CONFIG_FLASH_BASE_ADDRESS
Copy permalink