165 lines
3.2 KiB
Text
165 lines
3.2 KiB
Text
|
# Kconfig - Quark SE configuration options
|
||
|
|
|
||
|
|
#
|
||
|
|
# Copyright (c) 2015 Intel Corp.
|
||
|
|
#
|
||
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
||
|
|
# you may not use this file except in compliance with the License.
|
||
|
|
# You may obtain a copy of the License at
|
||
|
|
#
|
||
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
||
|
|
#
|
||
|
|
# Unless required by applicable law or agreed to in writing, software
|
||
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
||
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||
|
|
# See the License for the specific language governing permissions and
|
||
|
|
# limitations under the License.
|
||
|
|
#
|
||
|
|
|
||
|
|
config PLATFORM
|
||
|
|
string
|
||
|
|
default quark_se-x86
|
||
|
|
help
|
||
|
|
This option holds the directory name used by the build system to locate
|
||
|
|
the correct linker file.
|
||
|
|
|
||
|
|
config PHYS_RAM_ADDR
|
||
|
|
default 0xA8006400
|
||
|
|
|
||
|
|
config PHYS_LOAD_ADDR
|
||
|
|
default 0x40030000 if XIP
|
||
|
|
|
||
|
|
config RAM_SIZE
|
||
|
|
default 55
|
||
|
|
|
||
|
|
config ROM_SIZE
|
||
|
|
default 144
|
||
|
|
|
||
|
|
config SYS_CLOCK_HW_CYCLES_PER_SEC
|
||
|
|
default 32000000
|
||
|
|
|
||
|
|
config IOAPIC_NUM_RTES
|
||
|
|
default 64
|
||
|
|
|
||
|
|
config LOAPIC_TIMER_IRQ
|
||
|
|
default 64
|
||
|
|
|
||
|
|
if PINMUX
|
||
|
|
config PINMUX_BASE
|
||
|
|
default 0xB0800930
|
||
|
|
|
||
|
|
endif
|
||
|
|
|
||
|
|
config DW_AIO_COMPARATOR_BASE_ADDR
|
||
|
|
hex
|
||
|
|
depends on DW_AIO_COMPARATOR
|
||
|
|
default 0xb0800300
|
||
|
|
|
||
|
|
config ARC_INIT
|
||
|
|
bool "Quark SE ARC Kickoff"
|
||
|
|
default n
|
||
|
|
help
|
||
|
|
Allows x86 processor to kickoff the ARC slave processor.
|
||
|
|
|
||
|
|
config ARC_INIT_DEBUG
|
||
|
|
bool "Allows the usage of GDB with the ARC processor."
|
||
|
|
depends on ARC_INIT
|
||
|
|
default n
|
||
|
|
help
|
||
|
|
This option will stop the master processor from boot-strapping
|
||
|
|
the ARC slave processor. This will allow GDB to halt and
|
||
|
|
engage the ARC processor to proceed step by step execution.
|
||
|
|
|
||
|
|
if GPIO_DW
|
||
|
|
|
||
|
|
config GPIO_DW_BOTHEDGES_SUPPORT
|
||
|
|
def_bool y
|
||
|
|
|
||
|
|
config GPIO_DW_0_BASE_ADDR
|
||
|
|
default 0xB0000C00
|
||
|
|
config GPIO_DW_0_IRQ
|
||
|
|
default 8
|
||
|
|
|
||
|
|
config GPIO_DW_1_BASE_ADDR
|
||
|
|
default 0xB0001700
|
||
|
|
config GPIO_DW_1_IRQ
|
||
|
|
default 8
|
||
|
|
|
||
|
|
endif
|
||
|
|
|
||
|
|
if I2C_DW
|
||
|
|
config I2C_DW_0
|
||
|
|
def_bool y
|
||
|
|
|
||
|
|
config I2C_DW_0_BASE
|
||
|
|
default 0xb0002800
|
||
|
|
|
||
|
|
config I2C_DW_0_NAME
|
||
|
|
default "I2C0"
|
||
|
|
|
||
|
|
config I2C_DW_0_INT_PRIORITY
|
||
|
|
default 0
|
||
|
|
|
||
|
|
config I2C_DW_1
|
||
|
|
def_bool y
|
||
|
|
|
||
|
|
config I2C_DW_1_BASE
|
||
|
|
default 0xb0002c00
|
||
|
|
|
||
|
|
config I2C_DW_1_NAME
|
||
|
|
default "I2C1"
|
||
|
|
|
||
|
|
config I2C_DW_1_INT_PRIORITY
|
||
|
|
default 0
|
||
|
|
endif
|
||
|
|
|
||
|
|
if CLOCK_CONTROL_QUARK_SE
|
||
|
|
|
||
|
|
config CLOCK_CONTROL_QUARK_SE_PERIPHERAL
|
||
|
|
def_bool n
|
||
|
|
default y if SPI_DW_CLOCK_GATE
|
||
|
|
|
||
|
|
config CLOCK_CONTROL_QUARK_SE_PERIPHERAL_DRV_NAME
|
||
|
|
default "clk_peripheral"
|
||
|
|
|
||
|
|
config CLOCK_CONTROL_QUARK_SE_EXTERNAL
|
||
|
|
def_bool n
|
||
|
|
|
||
|
|
config CLOCK_CONTROL_QUARK_SE_EXTERNAL_DRV_NAME
|
||
|
|
default "clk_external"
|
||
|
|
|
||
|
|
config CLOCK_CONTROL_QUARK_SE_SENSOR
|
||
|
|
def_bool n
|
||
|
|
|
||
|
|
config CLOCK_CONTROL_QUARK_SE_SENSOR_DRV_NAME
|
||
|
|
default "clk_sensor"
|
||
|
|
endif
|
||
|
|
|
||
|
|
if SPI_DW
|
||
|
|
config SPI_DW_CLOCK_GATE
|
||
|
|
def_bool n
|
||
|
|
config SPI_DW_CLOCK_GATE_DRV_NAME
|
||
|
|
default CLOCK_CONTROL_QUARK_SE_PERIPHERAL_DRV_NAME
|
||
|
|
|
||
|
|
config SPI_DW_PORT_0_CLOCK_GATE_SUBSYS
|
||
|
|
default 14
|
||
|
|
depends on SPI_DW_CLOCK_GATE
|
||
|
|
config SPI_DW_PORT_0_REGS
|
||
|
|
default 0xb0001000
|
||
|
|
config SPI_DW_PORT_0_IRQ
|
||
|
|
default 2
|
||
|
|
config SPI_DW_PORT_0_PRI
|
||
|
|
default 2
|
||
|
|
|
||
|
|
config SPI_DW_PORT_1_CLOCK_GATE_SUBSYS
|
||
|
|
default 15
|
||
|
|
depends on SPI_DW_CLOCK_GATE
|
||
|
|
config SPI_DW_PORT_1_REGS
|
||
|
|
default 0xb0001400
|
||
|
|
config SPI_DW_PORT_1_IRQ
|
||
|
|
default 3
|
||
|
|
config SPI_DW_PORT_1_PRI
|
||
|
|
default 2
|
||
|
|
endif
|
||
|
|
|