119 lines
2.3 KiB
Text
119 lines
2.3 KiB
Text
|
/*
|
||
|
|
* Copyright (c) 2020 STMicroelectronics
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <arm/armv7-m.dtsi>
|
||
|
|
#include <dt-bindings/clock/stm32_clock.h>
|
||
|
|
#include <dt-bindings/gpio/gpio.h>
|
||
|
|
|
||
|
|
/ {
|
||
|
|
chosen {
|
||
|
|
zephyr,flash-controller = &flash;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpus {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
|
||
|
|
cpu@0 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-m4f";
|
||
|
|
reg = <0>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
sram0: memory@20000000 {
|
||
|
|
compatible = "mmio-sram";
|
||
|
|
};
|
||
|
|
|
||
|
|
soc {
|
||
|
|
flash: flash-controller@58004000 {
|
||
|
|
compatible = "st,stm32-flash-controller", "st,stm32wl-flash-controller";
|
||
|
|
label = "FLASH_CTRL";
|
||
|
|
reg = <0x58004000 0x400>;
|
||
|
|
interrupts = <4 0>;
|
||
|
|
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
|
||
|
|
flash0: flash@8000000 {
|
||
|
|
compatible = "soc-nv-flash";
|
||
|
|
label = "FLASH_STM32";
|
||
|
|
|
||
|
|
write-block-size = <8>;
|
||
|
|
erase-block-size = <2048>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
rcc: rcc@58000000 {
|
||
|
|
compatible = "st,stm32-rcc";
|
||
|
|
#clock-cells = <2>;
|
||
|
|
reg = <0x58000000 0x400>;
|
||
|
|
label = "STM32_CLK_RCC";
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl: pin-controller@48000000 {
|
||
|
|
compatible = "st,stm32-pinctrl";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
reg = <0x48000000 0x2000>;
|
||
|
|
|
||
|
|
gpioa: gpio@48000000 {
|
||
|
|
compatible = "st,stm32-gpio";
|
||
|
|
gpio-controller;
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
reg = <0x48000000 0x400>;
|
||
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000001>;
|
||
|
|
label = "GPIOA";
|
||
|
|
};
|
||
|
|
|
||
|
|
gpiob: gpio@48000400 {
|
||
|
|
compatible = "st,stm32-gpio";
|
||
|
|
gpio-controller;
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
reg = <0x48000400 0x400>;
|
||
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000002>;
|
||
|
|
label = "GPIOB";
|
||
|
|
};
|
||
|
|
|
||
|
|
gpioc: gpio@48000800 {
|
||
|
|
compatible = "st,stm32-gpio";
|
||
|
|
gpio-controller;
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
reg = <0x48000800 0x400>;
|
||
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000004>;
|
||
|
|
label = "GPIOC";
|
||
|
|
};
|
||
|
|
|
||
|
|
gpioh: gpio@48001c00 {
|
||
|
|
compatible = "st,stm32-gpio";
|
||
|
|
gpio-controller;
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
reg = <0x48001c00 0x400>;
|
||
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000080>;
|
||
|
|
label = "GPIOH";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
lpuart1: serial@40008000 {
|
||
|
|
compatible = "st,stm32-lpuart", "st,stm32-uart";
|
||
|
|
reg = <0x40008000 0x400>;
|
||
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1_2 0x00000001>;
|
||
|
|
interrupts = <38 0>;
|
||
|
|
status = "disabled";
|
||
|
|
label = "LPUART_1";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&nvic {
|
||
|
|
arm,num-irq-priority-bits = <4>;
|
||
|
|
};
|
||
|
|
|
||
|
|
&systick {
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|