2016-10-03 15:51:32 +02:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2016 Open-RnD Sp. z o.o.
|
|
|
|
* Copyright (c) 2016 BayLibre, SAS
|
|
|
|
*
|
2017-01-18 17:01:01 -08:00
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
2016-10-03 15:51:32 +02:00
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
2018-04-28 16:39:07 +03:00
|
|
|
* @file SoC configuration macros for the STM32L4 family processors.
|
2016-10-03 15:51:32 +02:00
|
|
|
*
|
|
|
|
* Based on reference manual:
|
|
|
|
* STM32L4x1, STM32L4x2, STM32L431xx STM32L443xx STM32L433xx, STM32L4x5,
|
2017-10-01 10:00:48 -07:00
|
|
|
* STM32l4x6 advanced ARM(r)-based 32-bit MCUs
|
2016-10-03 15:51:32 +02:00
|
|
|
*
|
|
|
|
* Chapter 2.2.2: Memory map and register boundary addresses
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
|
|
#ifndef _STM32L4X_SOC_H_
|
|
|
|
#define _STM32L4X_SOC_H_
|
|
|
|
|
|
|
|
#ifndef _ASMLANGUAGE
|
|
|
|
|
2018-06-27 14:33:51 +02:00
|
|
|
#include <stm32l4xx.h>
|
2018-06-28 23:16:17 +02:00
|
|
|
|
2022-05-05 11:28:30 +02:00
|
|
|
/* The STM32 HAL headers define these, but they conflict with the Zephyr can.h */
|
|
|
|
#undef CAN_MODE_NORMAL
|
|
|
|
#undef CAN_MODE_LOOPBACK
|
|
|
|
|
2020-11-25 10:18:36 +01:00
|
|
|
/* Add generated devicetree information and STM32 helper macros */
|
2020-06-05 10:55:20 +02:00
|
|
|
#include <st_stm32_dt.h>
|
2016-10-03 15:51:32 +02:00
|
|
|
|
|
|
|
#endif /* !_ASMLANGUAGE */
|
|
|
|
|
|
|
|
#endif /* _STM32L4X_SOC_H_ */
|