michaelh/zephyr
1
0
Fork 0
Code Releases Activity
zephyr/drivers/adc/Kconfig.stm32

25 lines
715 B
Text
Raw Normal View History

kconfig: Clean up header comments and make them consistent Use this short header style in all Kconfig files: # <description> # <copyright> # <license> ... Also change all <description>s from # Kconfig[.extension] - Foo-related options to just # Foo-related options It's clear enough that it's about Kconfig. The <description> cleanup was done with this command, along with some manual cleanup (big letter at the start, etc.) git ls-files '*Kconfig*' | \ xargs sed -i -E '1 s/#\s*Kconfig[\w.-]*\s*-\s*/# /' Signed-off-by: Ulf Magnusson <Ulf.Magnusson@nordicsemi.no>
2019-11-01 13:45:29 +01:00
# ADC configuration options
drivers: adc: add driver support for ADC1 of stm32 This commit adds driver support for ADC1 on all 8 supported series of stm32 with resolution and conversion time selection and calibration. Currently DMA is not supported for all series, and without it, zephyr won't be able to catch up ADC's end of conversion interrupt, so this version of the driver supports one channel conversion only. Users want multi-channel conversion should use multiple sequences in their app code. This driver uses LL lib rather than HAL because the current HAL lib for ADC will call HAL_DMA_* functions rather than using zephyr's common DMA interface, so that way the driver will break the consistency of the code. This driver has been tested on multiple nucleo boards including NUCLEO_F091RC/F103RB/F207ZG/F302R8/F401RE/F746ZG/L073RZ/L476RG and all passed the test cases in tests/drivers/adc/adc_api. If the external ADC line is floating, it may fail the tests since ADC may get 0V and the test cases think 0 is failing. Connect it to any voltage source between 0-3.3V will help passing the test cases. Signed-off-by: Song Qiang <songqiang1304521@gmail.com>
2019-05-07 16:37:35 +08:00
# Copyright (c) 2019 Intel Corporation
# Copyright (c) 2019 Endre Karlson
# Copyright (c) 2019 Song Qiang <songqiang1304521@gmail.com>
drivers: arm: stm32: adc: Added Shared IRQ Certain stm32 soc's have a single shared irq for all adc channels on those soc's only a single channel is supported. Added a Kconfig that enables a shared irq for stm32f2x, stm32f4x, stm32f7x soc's. The shared IRQ uses a flag to limit the number of interrupts defined to only 1. A shared irq handler is added which determines which ADC instance the interrupt is for, it then calls into the existing interrupt. Signed-off-by: Marius Scholtz <mariuss@ricelectronics.com>
2021-09-01 09:24:24 -07:00
# Copyright (c) 2021 Marius Scholtz, RIC Electronics
drivers: adc: add driver support for ADC1 of stm32 This commit adds driver support for ADC1 on all 8 supported series of stm32 with resolution and conversion time selection and calibration. Currently DMA is not supported for all series, and without it, zephyr won't be able to catch up ADC's end of conversion interrupt, so this version of the driver supports one channel conversion only. Users want multi-channel conversion should use multiple sequences in their app code. This driver uses LL lib rather than HAL because the current HAL lib for ADC will call HAL_DMA_* functions rather than using zephyr's common DMA interface, so that way the driver will break the consistency of the code. This driver has been tested on multiple nucleo boards including NUCLEO_F091RC/F103RB/F207ZG/F302R8/F401RE/F746ZG/L073RZ/L476RG and all passed the test cases in tests/drivers/adc/adc_api. If the external ADC line is floating, it may fail the tests since ADC may get 0V and the test cases think 0 is failing. Connect it to any voltage source between 0-3.3V will help passing the test cases. Signed-off-by: Song Qiang <songqiang1304521@gmail.com>
2019-05-07 16:37:35 +08:00
# SPDX-License-Identifier: Apache-2.0
drivers/adc: stm32: Don't enable ADC instance by default in driver ADC_1 peripheral instance was enabled by default in driver. This is not the usual way to enable peripheral instances, as it makes board configuration unclear. Move activation in boards that are declaring ADC support. Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
2020-01-31 15:04:02 +01:00
config ADC_STM32
drivers: adc: add driver support for ADC1 of stm32 This commit adds driver support for ADC1 on all 8 supported series of stm32 with resolution and conversion time selection and calibration. Currently DMA is not supported for all series, and without it, zephyr won't be able to catch up ADC's end of conversion interrupt, so this version of the driver supports one channel conversion only. Users want multi-channel conversion should use multiple sequences in their app code. This driver uses LL lib rather than HAL because the current HAL lib for ADC will call HAL_DMA_* functions rather than using zephyr's common DMA interface, so that way the driver will break the consistency of the code. This driver has been tested on multiple nucleo boards including NUCLEO_F091RC/F103RB/F207ZG/F302R8/F401RE/F746ZG/L073RZ/L476RG and all passed the test cases in tests/drivers/adc/adc_api. If the external ADC line is floating, it may fail the tests since ADC may get 0V and the test cases think 0 is failing. Connect it to any voltage source between 0-3.3V will help passing the test cases. Signed-off-by: Song Qiang <songqiang1304521@gmail.com>
2019-05-07 16:37:35 +08:00
bool "STM32 ADC driver"
drivers: adc: Update drivers to use devicetree Kconfig symbol Update adc drivers to use DT_HAS_<compat>_ENABLED Kconfig symbol to expose the driver and enable it by default based on devicetree. We remove 'depend on' Kconfig for symbols that would be implied by the devicetree node existing. Signed-off-by: Kumar Gala <galak@kernel.org>
2022-07-21 06:43:43 -05:00
default y
depends on DT_HAS_ST_STM32_ADC_ENABLED
drivers: adc: add driver support for ADC1 of stm32 This commit adds driver support for ADC1 on all 8 supported series of stm32 with resolution and conversion time selection and calibration. Currently DMA is not supported for all series, and without it, zephyr won't be able to catch up ADC's end of conversion interrupt, so this version of the driver supports one channel conversion only. Users want multi-channel conversion should use multiple sequences in their app code. This driver uses LL lib rather than HAL because the current HAL lib for ADC will call HAL_DMA_* functions rather than using zephyr's common DMA interface, so that way the driver will break the consistency of the code. This driver has been tested on multiple nucleo boards including NUCLEO_F091RC/F103RB/F207ZG/F302R8/F401RE/F746ZG/L073RZ/L476RG and all passed the test cases in tests/drivers/adc/adc_api. If the external ADC line is floating, it may fail the tests since ADC may get 0V and the test cases think 0 is failing. Connect it to any voltage source between 0-3.3V will help passing the test cases. Signed-off-by: Song Qiang <songqiang1304521@gmail.com>
2019-05-07 16:37:35 +08:00
help
Enable the driver implementation for the stm32xx ADC
drivers: arm: stm32: adc: Added Shared IRQ Certain stm32 soc's have a single shared irq for all adc channels on those soc's only a single channel is supported. Added a Kconfig that enables a shared irq for stm32f2x, stm32f4x, stm32f7x soc's. The shared IRQ uses a flag to limit the number of interrupts defined to only 1. A shared irq handler is added which determines which ADC instance the interrupt is for, it then calls into the existing interrupt. Signed-off-by: Marius Scholtz <mariuss@ricelectronics.com>
2021-09-01 09:24:24 -07:00
drivers: adc: stm32g4 also have a shared IRQ for ADC instances The adc1 & 2 of the stm32g4 devices share the same irq Signed-off-by: Francois Ramu <francois.ramu@st.com> Signed-off-by: Otavio Salvador <otavio@ossystems.com.br>
2022-11-03 13:08:01 +01:00
if SOC_SERIES_STM32F2X || SOC_SERIES_STM32F4X || SOC_SERIES_STM32F7X || SOC_SERIES_STM32G4X
drivers: arm: stm32: adc: Added Shared IRQ Certain stm32 soc's have a single shared irq for all adc channels on those soc's only a single channel is supported. Added a Kconfig that enables a shared irq for stm32f2x, stm32f4x, stm32f7x soc's. The shared IRQ uses a flag to limit the number of interrupts defined to only 1. A shared irq handler is added which determines which ADC instance the interrupt is for, it then calls into the existing interrupt. Signed-off-by: Marius Scholtz <mariuss@ricelectronics.com>
2021-09-01 09:24:24 -07:00
config ADC_STM32_SHARED_IRQS
bool "STM32 ADC shared interrupts"
default y
depends on ADC_STM32
help
Enable the use of shared interrupts for families that only have a single interrupt for all ADC's
endif
Copy permalink