2019-05-05 00:01:56 +02:00
|
|
|
# Copyright (c) 2019 Vestas Wind Systems A/S
|
|
|
|
# SPDX-License-Identifier: Apache-2.0
|
2019-06-19 00:03:49 +02:00
|
|
|
|
2019-11-19 08:39:11 +01:00
|
|
|
description: NXP Kinetis SCG (System Clock Generator) IP node
|
2019-05-05 00:01:56 +02:00
|
|
|
|
2019-08-19 20:32:25 +02:00
|
|
|
compatible: "nxp,kinetis-scg"
|
|
|
|
|
2019-08-21 18:10:12 -05:00
|
|
|
include: [clock-controller.yaml, base.yaml]
|
2019-06-07 11:12:49 -05:00
|
|
|
|
2019-05-05 00:01:56 +02:00
|
|
|
properties:
|
|
|
|
reg:
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
label:
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
clk-divider-slow:
|
|
|
|
type: int
|
|
|
|
description: system clock to slow clock divider
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
clk-divider-bus:
|
|
|
|
type: int
|
|
|
|
description: system clock to bus clock divider
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
clk-divider-core:
|
|
|
|
type: int
|
|
|
|
description: system clock to core clock divider
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
clk-source:
|
|
|
|
type: int
|
|
|
|
description: system clock source
|
2019-08-28 00:22:01 +02:00
|
|
|
required: false
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
sosc-freq:
|
|
|
|
type: int
|
|
|
|
description: system oscillator (e.g. xtal) frequency
|
2019-08-28 00:22:01 +02:00
|
|
|
required: false
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
sosc-mode:
|
|
|
|
type: int
|
|
|
|
description: system oscillator mode
|
2019-08-28 00:22:01 +02:00
|
|
|
required: false
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
sosc-divider-1:
|
|
|
|
type: int
|
|
|
|
description: system oscillator divider 1
|
2019-08-28 00:22:01 +02:00
|
|
|
required: false
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
sosc-divider-2:
|
|
|
|
type: int
|
|
|
|
description: system oscillator divider 2
|
2019-08-28 00:22:01 +02:00
|
|
|
required: false
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
sirc-range:
|
|
|
|
type: int
|
|
|
|
description: slow internal reference clock range in MHz
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
sirc-divider-1:
|
|
|
|
type: int
|
|
|
|
description: slow internal reference clock divider 1
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
sirc-divider-2:
|
|
|
|
type: int
|
|
|
|
description: slow internal reference clock divider 2
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
firc-range:
|
|
|
|
type: int
|
|
|
|
description: fast internal reference clock range in MHz
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
firc-divider-1:
|
|
|
|
type: int
|
|
|
|
description: fast internal reference clock divider 1
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
firc-divider-2:
|
|
|
|
type: int
|
|
|
|
description: fast internal reference clock divider 2
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
spll-source:
|
|
|
|
type: int
|
|
|
|
description: system phase-locked loop clock source
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
spll-divider-pre:
|
|
|
|
type: int
|
|
|
|
description: system phase-locked loop reference clock divider
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
spll-multiplier:
|
|
|
|
type: int
|
|
|
|
description: system phase-locked loop reference clock multiplier
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
spll-divider-1:
|
|
|
|
type: int
|
|
|
|
description: system phase-locked loop divider 1
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
spll-divider-2:
|
|
|
|
type: int
|
|
|
|
description: system phase-locked loop divider 2
|
2019-08-28 00:22:01 +02:00
|
|
|
required: true
|
2019-05-05 00:01:56 +02:00
|
|
|
|
|
|
|
clkout-source:
|
|
|
|
type: int
|
|
|
|
description: clockout clock source
|
2019-08-28 00:22:01 +02:00
|
|
|
required: false
|
2019-06-16 22:16:35 +02:00
|
|
|
|
2019-07-09 11:22:12 -05:00
|
|
|
"#clock-cells":
|
2019-08-09 14:54:26 -05:00
|
|
|
const: 1
|
2019-07-09 11:22:12 -05:00
|
|
|
|
2019-09-26 20:34:13 +02:00
|
|
|
clock-cells:
|
2019-06-16 22:16:35 +02:00
|
|
|
- name
|