2018-05-29 18:15:15 +02:00
|
|
|
# Copyright (c) 2018 Intel Corporation
|
|
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
|
|
|
|
menuconfig SPI_FLASH_W25QXXDV
|
2018-08-14 16:19:20 +02:00
|
|
|
bool "SPI NOR Flash Winbond W25QXXDV"
|
2018-05-29 18:15:15 +02:00
|
|
|
select FLASH_HAS_DRIVER_ENABLED
|
2018-10-09 00:15:21 +02:00
|
|
|
depends on SPI
|
2018-05-29 18:15:15 +02:00
|
|
|
|
|
|
|
if SPI_FLASH_W25QXXDV
|
|
|
|
|
|
|
|
config SPI_FLASH_W25QXXDV_DRV_NAME
|
2018-08-14 16:19:20 +02:00
|
|
|
string "SPI flash device name"
|
2018-05-29 18:15:15 +02:00
|
|
|
default "W25QXXDV"
|
|
|
|
|
|
|
|
config SPI_FLASH_W25QXXDV_INIT_PRIORITY
|
|
|
|
int
|
|
|
|
default 80
|
|
|
|
help
|
|
|
|
Device driver initialization priority.
|
|
|
|
Device is connected to SPI bus, it has to
|
|
|
|
be initialized after SPI driver.
|
|
|
|
|
2018-06-19 16:40:44 +02:00
|
|
|
config SPI_FLASH_W25QXXDV_GPIO_CS_WAIT_DELAY
|
|
|
|
int "Delay time in us"
|
|
|
|
default 0
|
|
|
|
help
|
2019-11-01 10:24:07 +01:00
|
|
|
This is the wait delay (in us) to allow for CS switching to take effect
|
2018-06-19 16:40:44 +02:00
|
|
|
|
2018-05-29 18:15:15 +02:00
|
|
|
config SPI_FLASH_W25QXXDV_FLASH_SIZE
|
|
|
|
int "Flash size in bytes"
|
|
|
|
default 2097152
|
|
|
|
help
|
|
|
|
This is the flash capacity in bytes.
|
|
|
|
|
2018-06-19 16:40:44 +02:00
|
|
|
config SPI_FLASH_W25QXXDV_DEVICE_ID
|
|
|
|
hex "Device ID in hex"
|
|
|
|
default 0x00ef4015
|
|
|
|
help
|
|
|
|
This is the device ID of the flash chip to use, which is 0x00ef4015 for
|
2019-11-01 10:24:07 +01:00
|
|
|
the W25QXXDV
|
2018-06-19 16:40:44 +02:00
|
|
|
|
2018-10-24 15:14:46 +02:00
|
|
|
config SPI_FLASH_W25QXXDV_PAGE_PROGRAM_SIZE
|
|
|
|
int "Page Program Size in bytes"
|
|
|
|
default 256
|
|
|
|
help
|
|
|
|
This is the maximum size of a page program operation. Writing data
|
|
|
|
over this page boundary will split the write operation into two
|
|
|
|
pages.
|
|
|
|
|
2018-05-29 18:15:15 +02:00
|
|
|
endif # SPI_FLASH_W25QXXDV
|